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ABSTRACT
CONTROL OF POWER ELECTRONIC INTERFACES
IN DISTRIBUTED GENERATION
Mohammad Mohebbi
October 23, 2017

Renewable energy has gained popularity as an alternative resource for electric power
generation. As such, Distributed Generation (DG) is expected to open new horizons to
electric power generation. Most renewable energy sources cannot be connected to the load
directly. Integration of the renewable energy sources with the load has brought new
challenges in terms of the system’s stability, voltage regulation and power quality issues.
For example, the output power, voltage and frequency of an example wind turbine depend
on the wind speed, which fluctuate over time and cannot be forecasted accurately. At the
same time, the nonlinearity of residential electrical load is steadily increasing with the
growing use of devices with rectifiers at their front end. This nonlinearity of the load
deviates both current and voltage waveforms in the distribution feeder from their sinusoidal
shape, hence increasing the Total Harmonics Distortions (THD) and polluting the grid.
Advances in Power Electronic Interfaces (PEI) have increased the viability of DG systems
and enhanced controllability and power transfer capability. Power electronic converter as
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an interface between energy sources and the grid/load has a higher degree of controllability
compared to electrical machine used as the generator. This controllability can be used to
not only overcome the aforementioned shortfalls of integration of renewable energy with
the grid/load but also to reduce THD and improve the power quality. As a consequence,
design of a sophisticated controller that can take advantage of this controllability provided
by PEIs to facilitate the integration of DG with the load and generate high quality power
has become of great interest. In this study a set of nonlinear controllers and observers are
proposed for the control of PEIs with different DG technologies. Lyapunov stability
analysis, simulation and experimental results are used to validate the effectiveness of the
proposed control solution in terms of tracking objective and meeting the THD requirements
of IEEE 519 and EN 50160 standards for US and European power systems, respectively.
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CHAPTER 1
INTRODUCTION AND MOTIVATION
As Distributed Generation (DG) systems [1]-[2][3] [4], Vehicle to Grid (V2G) [5],
Battery Energy Storage System (BESS) [6] and Uninterruptable Power Supplies (UPS) [7][8][9][10] are more widely adopted, pulse width modulated (PWM) power converters have
become more broadly utilized for voltage conversion. Among a wide variety of structures
proposed for the PWM power converters, those composed of a switching circuit followed
by an output 𝐿𝐶 filter have gain more popularity for the DC:DC power converters and
DC:AC standalone voltage source inverters (VSI) [1]- [10]. Fig. 1.1 demonstrate a general
class of PWM converters consisting of a PWM switching circuit followed by an output LC
filter. This class of PWM covertures includes a wide variety of both dc-dc and dc-ac
converters such as buck, synchronous buck, forward, push-pull, full and half-bridge
converters and inverters with output LC filter. All the converters/ inverters in this class
can be considered as derivatives of the basic buck converter. Because of the same dynamic
model for all the converter/inverter in this class, any controller developed for each is
applicable for others as well.
As shown in Fig 1.2, a power inverters have two operation modes: stand-alone and
grid-tie. In stand-alone mode, the local load is supplied by the inverter. Therefore,
generation of a high-quality output voltage with low distortion and excellent voltage
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Fig. 1.1 Buck-type converter.

regulation as well as disturbance rejection are the essential requirements of the associated
control system. Good transient response and insensitivity to the load and system parameter
variations are other metrics in the performance evaluation of inverters, which also
necessitates the use of high performance controllers. In grid-tie mode, the inverter is
controlled as a current source. The grid-tie inverters, known as grid-feeding power
converters, can participate in the control of the grid voltage amplitude and frequency by
adjusting, in a higher level control layer, the references of their active and reactive power.
In a lower level control layer, the local controller is responsible to keep the active and
reactive power generated by the inverter as close as possible to their reference values.

Fig. 1.2 General structure for DG

Many control techniques such as proportional–resonant (PR) [11], [12], multiloop
feedback control [13]-[14] [15] dead-beat control [16] and repetitive control [17]-
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[18][19][20][21][22][23][24] have been proposed to control a single phase VSI in
standalone mode. Although a single output voltage measurement is sufficient for the
control of the inverter, to the best knowledge of the authors, the majority of the existing
control approaches require an inductor current measurement. Using two measurements
gives these controllers improved system stability and dynamic performance through both
output voltage and inductor current regulation. For example, a simple multiloop control
technique utilizes two traditional Proportional, Integral, and Derivative (PID) controllers
to regulate both output voltage and inductor current in the voltage and current control loops,
respectively. Finite loop gain of the PID controller at the fundamental frequency and its
sensitivity to the load variations have motivated combining other techniques such as frame
transformation [25]-[26][27] and Load Current Feedback (LCF) [14], [28], [29] to the
multiloop control scheme. These combinations alleviate shortfalls of the multiloop control
scheme at the cost of more computational complexity resulting from signal transformations
between frames and an extra current sensor for an output current measurement.
Repetitive control is known for its capability to overcome periodic disturbances,
whose frequencies are less than half of the sampling frequency [17]- [24]. However, slow
dynamics and poor tracking performance especially to nonperiodic disturbances are the
main practical limitations of this technique. A multi-resonant harmonic compensator which
eliminates low-order load current harmonics and periodic disturbances with specific
frequencies has been applied to inverter control as shown in [30]-[31][32][33] [34]. Lack
of a systematic method of stabilization is a general problem for both repetitive and resonant
regulator control schemes [35]. In [36] a Fuzzy control strategy was used to control the
inverter system, with a genetic algorithm used in conjunction to optimize the fuzzy
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controller. The scheme presented in [36] has an acceptable dynamic response and output
voltage waveform at the cost of a complex algorithm.
Nonlinear control techniques such as backstepping controller and sliding mode control
have been shown to demonstrate good tracking performance. Discrete-time sliding mode
control technique has been used in multi-loop feedback systems due to its overshoot-free
tracking capability [37]. However, the dependency of these controllers to the knowledge
of the system parameters limits their practical application. In [38] the performance of two
nonlinear controllers, namely backstepping and sliding mode controllers, are compared
with a conventional PID controller. The results show the backstepping controller
outperforming the other two controllers. The sliding mode controller always generates a
very harsh command compared to backstepping [38]. The control laws of the proposed
backstepping and sliding mode controllers in [38] depend on the numerical derivative of
the output current which increase the level of the noise in the system.
In the majority of the control schemes presented for the control of power converters
with output 𝐿𝐶 filter, at least two sensors are used to measure the output voltage and the
inductor current. In practice this inductor current measurement has a significant amount of
ripple and measurement noise resulting from the switching scheme. This noise and ripple
are then propagated into the control algorithm adding noise and disturbance to the system.
Some control schemes use capacitor current measurement instead of the inductor current
measurement [8], [14], [39]- [40] [41] where the same problem remains. Also some works
use an output current sensor in addition to the other two sensors [14], [26], [39] to reduce
the effect of the high frequency noise and ripple resulting from switching, utilization of a
low-pass filter (LPF) is suggested. Addition of LPF introduces phase delays, which can
4

have an adverse effect on the control schemes, which can limit any performance
improvement.
In this dissertation, nonlinear control techniques such as backstepping controller and
filter-based controller are utilized for the control of power converters in different
applications of DG systems. To overcome the shortfalls of the backstepping controller such
as dependency of the control law to the inductor current measurement and numerical
derivative of the noisy current measurement, as seen in [38], a combination of the
backstepping controller with other control techniques such as inductor current observer,
output current observer, nonlinear sliding technique and periodic learning is proposed.
Also, filter-based control techniques are developed as effective control schemes which
require only single output voltage measurement in their control law. The proposed filterbased control schemes not only eliminate the need for costly current sensors to measure
the inductor and/or output currents, but also they are robust against system parameter
discrepancy and system disturbances. For each developed control scheme, a Lyapunov
stability analysis is presented which proves that the voltage tracking objective is achieved
by the controller with all signals remaining bounded. Simulation and/or experimental
results further validate the proposed approaches.
The rest of the dissertation is organized as follows. In Chapter 2, a backstepping
controller is utilized to control a two-stage PEI in the V2G application. The proposed
controller in this chapter is combined with sliding technique to compensate for the
uncertainty presented by the derivative of the output current presence in the model. An
energy efficient two-stage DC to AC PEI is presented in Chapter 3. A typical DC:AC
conversion system consists of two stages, a DC:DC converter to generate the necessary bus
5

voltage followed by an inverter which generates the desired AC output. A modification of
this system is proposed for the purpose of reducing switching losses. The proposed twostage system consists of a buck converter which produces a mixed (DC+AC) signal which
is fed to an H-Bridge inverter. This mixed signal is designed such that it reduces the
switching loss across the inverter switches while still providing the necessary voltage for
the inverter input. Backstepping controllers are designed to achieve output voltage tracking
objectives for both stages. In Chapter 4, a nonlinear backstepping controller combined
with a periodic disturbance learning observer is proposed for the control of a single-phase
H-Bridge inverter under both linear and nonlinear loads. The proposed learning scheme
takes into account the periodic nature of the system and observes the periodic disturbance
and unmeasurable uncertainties of the system. Chapter 5 details an extension of the
proposed control techniques for the control of a 3-phase 4-wire diode clamped inverter
with an output 𝐿𝐶 filter under different loads including balanced, unbalanced, linear and
nonlinear loads. Also, the seamless transition of inverter from standalone to grid-tie is
investigated while the inverter is under the control of the proposed controller. Furthermore,
a load-current observer is combined with the proposed backstepping controller to enhance
the behavior of the controller.
As an effort to remove the inductor current measurement from the control law, an
inductor current observer is developed and combined with a backstepping controller in
Chapter 6. The elimination of the sensor along with the removal of current ripple and noise
from the control algorithm provides an advantage over existing arts in this area. To further
improve the performance of the control law and make it robust against system parameters
discrepancies and compensate for system disturbances, in Chapter 7, 8 and 9 filter-based

6

control approach is investigated. This control technique inherently benefits from an internal
observer so that its control law is only relying on the system output and it doesn’t need
extra measurement for the other system states. The basic form of the proposed filter-based
controller is presented in Chapter 7. The control law of the proposed filter-based controller
relies only on the output voltage measurement which eliminate the need for costly current
sensors to measure the inductor and/or output currents. Also, a disturbance observer is
combined to the developed control scheme which makes it more suitable for practical
purposes and compensates for an unknown disturbance in the model. Various system
uncertainty including dead-time in modulation scheme, voltage drop across switching
devices and input voltage deviations are compensated with this unknown disturbance
observer. To reduce the control sensitivity to the system parameters and compensate for
parameter variation, two extension of the filter-based control scheme are presented in
Chapter 8 and 9. In the earlier scheme, presented in Chapter 8, the control law is developed
for unknown system parameters whereas in the later scheme, presented in Chapter 9, the
nominal values of the system parameters are utilized and the control scheme compensates
for parameter discrepancies. Finally, conclusions and suggested future work are given in
Chapter 10.
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CHAPTER 2
VEHICLE TO GRID UTILIZING A BACKSTEPPING
CONTROLLER FOR BIDIRECTIONAL FULL-BRIDGE
CONVERTER
With environmental and climate change issues, increasing oil prices, concerns about
energy security, decreasing fossil energy reserves, and environmental related legislation,
plug-in electric and hybrid vehicles (PEVs) sales are increasing. Meanwhile with "vehicle
to grid" (V2G) technology, electric vehicles can work as distributed resources and power
can be sent back to the utility. This fact places V2G as an emerging technology with the
potential to revolutionize the electric power industry [42]. V2G technology utilizes the
energy stored in a battery electric vehicle (BEV) or plug-in hybrid electric vehicle (PHEV)
for connection to the grid. This technology can be used in conjunction with a Smart Grid
or as a supplemental/backup power source for a household [5]. One such application is the
use of a V2G interface to power a household entirely from the vehicle’s battery. This
system would replace the need for a large backup generator and add the convenience of a
more portable system located in the user’s vehicle. The main objective of this system is to
produce a sufficient, sustained power source.
A V2G system typically consists of a two-stage power electronic interface (PEI). The
first PEI stage is a DC:DC converter which steps up/down the voltage of the EV’s battery
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pack to the bus voltage necessary for the second PEI stage, the inverter. The inverter
converts this DC bus voltage to an AC voltage compatible with that of the grid. This work
focuses on the design and control scheme of the DC:DC converter stage of the V2G system
[43]. A robust design for this PEI necessitates the ability to adapt to a varying input voltage
and an unknown load while still maintaining the desired output voltage. As such, a
backstepping controller is ideal because of its adaptive nature. Development of such a
controller is presented herein as designed for a full-bridge DC:DC converter. The second
PEI stage of the design is implemented via two parallel ANPC inverters with 180° phase
difference providing a fixed magnitude, fixed frequency split-phase AC voltage.

2.1 V2G system Design
The proposed two-stage V2G system is shown in Fig. 2.1. As shown the first PEI stage
is designed to convert the 240 [V] DC voltage of the battery pack to the 340 [V] DC bus
voltage necessary for inversion. The second PEI stage consists of two five-level ANPC
inverters which convert the 340 [V] bus voltage to a 240 [𝑉𝑟𝑚𝑠 ], 60 [Hz] split-phase AC
voltage. In the subsequent section, the bidirectional full-bridge converter and the related
controller are designed to meet the requirements set by the second stage inverters.

Fig. 2.1 System Block Diagram for Generating 240 [𝑽𝒓𝒎𝒔 ] Split-Phase AC Voltage from 240V
DC Input.
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2.1.1 Five-Level ANPC Inverter
Two parallel five-level ANPC (ANPC5L) converters with 180° phase difference,
shown in Fig. 2.2, are capable of generating a five-level 120 [𝑉𝑟𝑚𝑠 ] line-to-neutral output
voltage and nine level 240[𝑉𝑟𝑚𝑠 ] line-to-line split-phase AC voltage which fulfills the
harmonic limits of the IEEE519 standard when a simple LC filter is applied.

Fig. 2.2 Two parallel five-level simplified ANPC with 180° phase difference.

In order to reduce the cost and size of the inverter, a simplified ANPC5L topology was
chosen which requires only one floating capacitor. The voltage of this floating capacitor is
controlled based on redundant switching states [44]. The modified switching scheme
proposed in [45] is used to prevent unwanted high frequency switching which causes high
switching loss and failure to the circuit. In the reverse path when the battery is charged by
utility power, all the inverter switches are off. In this case the body diodes of the switches
make two parallel full-bridge rectifiers.
10

2.1.2 Bidirectional Full-Bridge Converter
The proposed inverter design requires a larger DC voltage than what the vehicle’s
battery can provide. As such, an interface is needed to increase the voltage level from the
supply allowing 9 [kW] power output at the 120 [𝑉𝑟𝑚𝑠 ] and 6 [kW] power output at the 240
[𝑉𝑟𝑚𝑠 ] to be maintained. This stage needs to provide the 340 [V] required by the inverter
stage, referred to as the DC Link bus, using the 240 [V] input from the EV/PHEV’s battery
with a minimal amount of variance to prevent generation of additional harmonics in the
inverter output. An output voltage ripple maximum of 1% was selected for the design. To
have ground isolation and voltage boosting a bidirectional full-bridge converter topology,
shown in Fig. 2.3, was selected for this design. Proper switching of this bidirectional
converter ensures that the converter always operates in continuous conduction mode even
when the inductor current is negative. This bidirectional power flow is necessary to allow
for the proper exchange of reactive power between the complex load of the inverter and
the DC link. Since the converter feeds the inverter stage with complex load whose voltage
and current are not necessary in phase, therefore for keeping the dc-link voltage at the
desired value we need to provide the discharge path for the dc-link capacitors to
compensate the effect of negative reactance power on the dc-link capacitors. This path can
be provided with the proper switching of the converter switches. Logical functions given
in (2.1) show the gate signal generation for the converter switches. This switching scheme
keeps the converter in the continuous conduction mode even when the inductor current is
negative.
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Fig. 2.3 Bidirectional Full-Bridge Converter.

𝑄1 = (𝐷 > 𝑇𝑟𝑖1)
𝑄4 = ~𝑄1
𝑄3 = (𝐷 > 𝑇𝑟𝑖2)

(2.1)

𝑄2 = ~𝑄3

Q5=Q6=HC1
Q7=Q8=~HC1
Where Tri1 and Tri2 are the two triangular waveforms which act as carrier references
for PWM modulation. 𝐻𝐶1 is a Boolean variable which is True in the first half of the
switching cycle and false in the second and 𝐷 is the duty ratio of the converter.

2.1.3 Dynamic Model of Bidirectional Full-Bridge Converter
Utilizing the state averaging method [46], [47], the dynamic model of the full-bridge
converter with switching scheme represented by (2.1) can be written as:
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𝐿𝐼𝑙̇ = −𝑅𝐿 𝐼𝑙 − 𝑉𝑜𝑢𝑡 + 2𝑉𝑖𝑛

𝑁2
(𝐷 + 𝑑0 )
𝑁1

(2.2)
(2.3)

𝐶𝑉̇𝑜𝑢𝑡 = 𝐼𝑙 − 𝐼𝑜 .

Where Vin (t) ∈ ℝ is the average input voltage supplied by the battery, Il (t) ∈ ℝ is
the average current through the inductor L and R L is its series resistance. Vout (t) ∈ ℝ and
Io (t) ∈ ℝ are output voltage and current, respectively.

N2
N1

is the transformer turns ratio.

The term d0 represents an assumed constant disturbance within the switching.

2.2 Backstepping Controller
There are two uncertainties which the bidirectional full-bridge converter system
must be capable of adapting for. First, it is assumed that the battery voltage will change as
the system discharges. Secondly, it is assumed that the load may also vary as the consumers
vary their power consumption. In an effort to meet the input voltage requirements set by
the ANPC inverter stage, a novel backstepping control scheme is developed for the
bidirectional full-bridge converter stage. This controller works to maintain a fixed DC link
voltage in the presence of a varying battery state of charge (SOC) and variable load. Recent
works such as [5], [48] have shown that increased performance is achieved if the control
scheme also compensates for an unknown disturbance within the PWM scheme, therefore
this development includes the additional adaptive term to compensate for this disturbance.

2.2.1 Control Objectives
A control input D(t) ∈ ℝ for the bidirectional full-bridge converter, with the dynamic
model given in (2.2) and (2.3), is developed such that the output voltage of the
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converter,Vout (t) ∈ ℝ, tracks a desired output voltage, Vd (t) ∈ ℝ, in the presence of an
unknown complex load and a constant disturbance in the system.

2.2.2 Assumptions
There are several assumptions that must be made for this controller design:
The bidirectional converter switching scheme is according to (1). Therefore the
converter is always in the continuous conduction mode.
•

The signals 𝑉𝑖𝑛 (𝑡), 𝑉𝑜𝑢𝑡 (𝑡), 𝐼𝑜 (𝑡) ,and 𝐼𝑙 (𝑡) are measurable.

•

The parameters R L , L, and C are known constants.

•

The desired output voltage trajectory signal, 𝑉𝑑 (𝑡), and its first and second
derivative are bounded, 𝑉𝑑 , 𝑉̇𝑑 , 𝑉̈𝑑 ∈ ℒ∞ .

•

The output current and its derivative are bounded, 𝐼𝑜 (𝑡), 𝐼𝑜̇ (𝑡) ∈ ℒ∞ .

2.2.3 Controller Design
In order to meet the desired voltage, tracking error signal 𝑒(𝑡) ∈ ℝ and auxiliary error
signal 𝜂(𝑡) ∈ ℝ are defined as:
𝑒 = 𝑉𝑑 − 𝑉𝑜𝑢𝑡

(2.4)

𝜂 = 𝐼𝑑 − 𝐼𝑙

(2.5)

Where Id (t) ∈ ℝ is an auxiliary control signal which will be designed subsequently.
To account for the unknown disturbance, an error signal d̃0 ∈ ℝ is developed as follows:
𝑑̃0 = 𝑑0 − 𝑑̂0

(2.6)

where d̂0 ∈ ℝ is the estimated disturbance which will be defined subsequently.
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Taking the time derivative of (2.4) and (2.5) and substituting for 𝑉̇𝑜𝑢𝑡 and 𝐼𝑙̇ from (2.2)
and (2.3), and multiplying by 𝐶 and 𝐿 respectively, the open loop system error can be
rewritten as:
𝐶𝑒̇ = 𝐶𝑉̇𝑑 − 𝐼𝑑 + 𝜂 + 𝐼𝑜
𝑁

𝐿𝜂̇ = 𝐿𝐼𝑑̇ + 𝑅𝑙 𝐼𝑙 + 𝑉𝑜𝑢𝑡 − 2𝑉𝑖𝑛 𝑁2 (𝐷 + 𝑑𝑜 ).
1

(2.7)
(2.8)

From the subsequent stability analysis, the auxiliary controller, Id (t), and the duty
ratio of the PWM control signal , D(t), are defined as in follows:
𝐼𝑑 ≜ 𝐶𝑣̇ 𝑑 + 𝑘1 𝑒 + 𝐼𝑜
𝐷≜

1
𝑁2
[𝑊1 + 𝑒 + 𝑘2 𝜂 + 𝑘3 𝑠𝑔𝑛(𝜂) − 𝑉𝑖𝑛 𝑑̂0 ]
𝑁
𝑁1
𝑉𝑖𝑛 𝑁2
1

(2.9)
(2.10)

where
𝑊1 = 𝐿𝐶𝑉̈𝑑 + 𝑘1 𝐿𝑉̇𝑑 +

𝑘1 𝐿(𝐼𝑜 −𝐼𝑙 )
𝐶

where 𝑘1 , 𝑘2 , 𝑘3 ∈ ℝ+ are controller gains.

+ 𝑅𝑙 𝐼𝑙 + 𝑉𝑜𝑢𝑡 .

(2.11)

The parameter update law for the

unknown disturbance is defined as follows:
𝑁2
𝑑̂̇𝑜 ≜ −𝑘4 𝜂𝑉𝑖𝑛
𝑁1

(2.12)

where 𝑘4 ∈ ℝ+ is a positive gain. Substituting (2.7) and (2.8) for 𝐼𝑑 (𝑡) and 𝐷(𝑡) from
(2.9) and (2.10) give us the following closed loop system error equations:
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(2.13)

𝐶𝑒̇ = −𝑘1 𝑒 + 𝜂
𝑁
𝐿𝜂̇ = 𝐿𝐼𝑜̇ − 𝑒 − 𝑘2 𝜂 − 𝑘3 𝑠𝑔𝑛(𝜂) − 𝑉𝑖𝑛 𝑁2 𝑑̃𝑜 .
1

(2.14)

2.2.4 Stability Analysis
Theorem 1: Using the closed loop error system equations found in (2.13) and (2.14),
the error signals defined in (2.4) and (2.5) are regulated as follows:
𝑒(𝑡), 𝜂(𝑡) → 0 𝑎𝑠 𝑡 → ∞

(2.15)

when the following gain condition is met
𝑘3 > 𝐿𝐼𝑜̇ .

(2.16)

Proof: A non-negative scalar function, 𝑆(𝑡) ∈ ℝ is defined in (2.16).

𝑆=

1 2 1 2 1 −1 2
𝐶𝑒 + 𝐿𝜂 + 𝑘4 𝑑̃0
2
2
2

(2.17)

Taking the derivative of (2.17) with respect to time and substituting for the closed loop
error signals from (2.13) and (2.14), the expression in (2.18) is obtained for time derivative
of 𝑆(𝑡) where (2.12) is also utilized.
𝑆̇ = −𝑘1 𝑒 2 − 𝑘2 𝜂2 − 𝑘3 |𝜂| + 𝜂𝐿𝐼𝑜̇ .

(2.18)

The expression in (2.18) can be upper bounded as follows:
𝑆̇ ≤ −𝑘1 𝑒 2 − 𝑘2 𝜂2 − (𝑘3 − 𝐿𝐼𝑜̇ )|𝜂|.
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(2.19)

Assuming that the control gain k 3 is selected as stated in (2.16), then (2.19) can be
further simplified as:
𝑆̇ ≤ −𝑘1 𝑒 2 − 𝑘2 𝜂2

(2.20)

From (2.17) and (2.20) it is clear that 𝑒(𝑡), 𝜂(𝑡), 𝑑̃0 ∈ ℒ∞ and that 𝑒(𝑡), 𝜂(𝑡) ∈ ℒ2 .
From (2.4) and by considering that 𝑉𝑑 (𝑡) ∈ ℒ∞ , therefore 𝑉𝑜𝑢𝑡 (𝑡) ∈ ℒ∞ . Then, from (2.9)
and assuming 𝐼𝑜 (𝑡), 𝑉̇𝑑 (𝑡) ∈ ℒ∞ , it is clear that 𝐼𝑑 (𝑡) ∈ ℒ∞ , hence from (2.5) we can see
that 𝐼𝑙 (𝑡) ∈ ℒ∞ .From (2.13) and 𝑒(𝑡), 𝜂(𝑡) ∈ ℒ∞ it is clear that 𝑒̇ (𝑡) ∈ ℒ∞ . From (2.6)
and because 𝑑0 (𝑡), 𝑑̃0 (𝑡) ∈ ℒ∞ it is clear that 𝑑̂0 (𝑡) ∈ ℒ∞ . From (2.11), it can be shown
that 𝑊1 (𝑡) ∈ ℒ∞ because 𝑣̈ 𝑑 (𝑡), 𝑣̇ 𝑑 (𝑡), 𝐼𝑙 (𝑡), 𝑉𝑜𝑢𝑡 (𝑡) ∈ ℒ∞ . Additionally, from (2.10) it is
clear that 𝐷(𝑡) ∈ ℒ∞ . Therefore we have proved that all signals in the closed loop are
bounded. Now we will prove that the error signals, 𝑒(𝑡) and 𝜂(𝑡), converge to zero as 𝑡 →
∞. From (2.13) and 𝑒(𝑡), 𝜂(𝑡), ∈ ℒ∞ it is clear𝑒̇ (𝑡) ∈ ℒ∞ . From (2.14), and assuming 𝐼𝑜̇ (𝑡)
∈ ℒ∞ it is clear that 𝜂̇ (𝑡) ∈ ℒ∞ . Since 𝑒(𝑡), 𝜂(𝑡) ∈ ℒ∞ ∩ ℒ2 and 𝑒̇ (𝑡), 𝜂̇ (𝑡) ∈ ℒ∞ ,
according to the Barbalat’s Lemma [49] it is clear that 𝑒(𝑡), 𝜂(𝑡) → 0 as 𝑡 → ∞.

2.3 Simulation Results
To validate the system design and evaluate the performance of the developed
controller numerical simulation using PLECS software is completed. The simulation
parameters are presented in Table 2.
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Table 2.1 V2G System Parameters
Parameter
Vin
Vd
Fsw_Conv
(Converter
Switching
frequency)
Fsw_Inv
(Inverter
Switching
frequency)
L
C
C1=C2

Value
240
− .05ramp(t)
340
50

Unit
V

Parameter
C3=C4

Value
200

Unit
μF

V
KHz

K1
K2

4
2

-

20

KHz

K3

.01

-

100
1

μH
mF

1
3.9 + j1.88

Ω

2

mF

K4
Z1 (Load1
impedance)
Z2 (Load2
impedance)

13 + j6.4

Ω

To facilitate the simulation, the converter was operated with a fixed duty cycle for t <
0.04 [𝑠𝑒𝑐]. After this the duty cycle generated by the controller was applied to the
converter. At t = 0.08 [sec. ]the simulated load changes from Z1 = 3.9 + j1.88 [Ω]
to Z2 = 13 + j6.4 [Ω]. To simulate changes in the battery SOC, the input voltage to the
converter stage 𝑉𝑖𝑛 reduces linearly with a slope of 0.05[V/S] from its initial value, 240[V].
Fig. 2.4 shows the tracking performance of the converter. Signals 𝑒(𝑡) and duty cycle, D(t),
are seen in Fig. 2.5 and 2.6 respectively. From these figures it is clear that the converter
and its developed controller work well within the desired parameters in closed loop control,
achieving an output voltage 340 [V] with a very low ripples. Comparing the inductor
current with its desired value 𝐼𝑑 in Fig. 2.7, it can be seen that the converter is always in the
continuous conduction mode and that control is maintained even when the inductor current
is negative. Fig. 2.8 shows that the estimated disturbance in duty ratio converges to a
constant value.
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Fig. 2.4 Output voltage,𝐕𝐨𝐮𝐭 (𝐭), and the desired voltage, 𝐕𝐝 (𝐭), of Bidirectional Full-Bridge
Converter.

Fig. 2.5 Voltage tracking error, 𝒆(𝒕) of Bidirectional Full-Bridge Converter.
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Fig. 2.6 Control duty cycle, 𝑫(𝒕), of Bi-Directional Full-Bridge Converter.

Fig. 2.7 Bidirectional Full-Bridge Converter Inductor Current.

The level-shifted four-carrier PWM scheme with unity modulation index and 20 kHz
carrier frequency (ftri ) is selected for system level simulation of the ANPC inverter. The
line-to-neutral and line-to-line output voltage of the inverter are shown in Fig. 2.9 and 2.10
respectively. The normalized Fourier coefficients of the line-to-line output voltage are
illustrated in Fig. 2.11. As can be seen in Fig. 2.11, the individual voltage distortion for
f < 2ftri = 40 kHz is less than 0.03% which is well within the harmonic limits set by IEEE
20

519. Implementation of a simple LC filter at the output fulfills total voltage distortion limits
of IEEE 519 and also removes high frequency harmonics around f = 2ftri .

Fig. 2.8 Bidirectional Full-Bridge Converter Estimated Disturbance.

Fig. 2.9 ANPC Inverter Line to Neutral Output Voltaege.
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Fig. 2.10 ANPC Inverter Line to Line Output Voltaege .

Fig. 2.11 Output Voltage Normalized Harmonics with Respect to Fundamental.

2.4 Summary
A typical DC:AC conversion system consists of two stages, a DC:DC converter to
generate the necessary bus voltage followed by an inverter which generates the desired AC
output. A modification of this system is proposed for the purpose of reducing switching
losses. The proposed two-stage system consists of a buck converter which produces a
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mixed (DC+AC) signal which is fed to a traditional inverter. This mixed signal is designed
such that it reduces the switching loss across the inverter switches while still providing the
necessary voltage for the inverter input. Backstepping controllers are designed to achieve
output voltage tracking objectives for both stages.

Lyapunov stability analysis and

simulation results validate these controller designs. Efficiency and THD comparisons are
made between the typical and modified systems. The results show that all the system
components of this design work as expected from analytical results. The individual voltage
distortion was kept low and due to its location at higher harmonics can be easily filtered
out to fulfill total voltage distortion limits of IEEE 519. The novel backstepping controller
is capable of controlling the DC to DC converter stage in presence of varying battery SOC,
uncertain complex load and switching disturbance. The split phase output voltage has the
desired frequency and magnitudes to replace household backup generator, validating the
system’s use for V2H applications. The reverse path provides battery charging circuit to
store energy in the vehicle battery. The system’s design is straightforward, relying on
isolated power electronic designs and is appropriately controllable.
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CHAPTER 3
ENERGY EFFICIENT DC TO AC POWER CONVERSION
A typical DC:AC conversion system consists of a DC:DC converter to step-up/down
the DC voltage level that is then fed to a voltage source inverter (VSI). The purpose of the
converter is to provide a fixed DC bus voltage to the subsequent stage. The VSI then
converts the regulated and fixed DC voltage to the appropriate AC voltage output.
An alternate approach is proposed in which the converter stage provides a mixed
(DC+AC) signal to the VSI stage. This mixed signal is designed such that it reduces the
switching loss across the VSI switches while still providing the necessary voltage for the
inverter input. A bidirectional Buck converter was chosen to provide this mixed signal from
the DC input voltage for the proposed design.
Many solutions have been developed to reduce switching losses in converter and
inverter switches, most commonly by the use of snubbers or resonant techniques [50]. The
aim of these methods are to ensure that the voltage and/or current across the switch are
zero at the time of switching. This is usually achieved by adding additional inductors and/or
capacitors to a classical H-bridge hard-switching solution as well as more complicated
switching schemes seen in [51], [52]. In this study two different methods are utilized
simultaneously to reduce the power loss in the converter and inverter stages, respectively.
In general, it is required that the desired output voltage of a VSI be less than or equal to its
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input voltage. An exception to this requirement is over-modulation whereby it is possible
for a VSI to exceed this limit at the cost of a significant increase in THD. Because this
works against the end objective over-modulation is not considered in this work. For a VSI
using a fixed DC input voltage, this requirement means that the bus voltage must be greater
than or equal to the maximum output voltage magnitude. This bus voltage determines the
switch blocking voltage and therefore to a large degree the switching losses [53]. By
replacing this fixed DC input with a time-varying voltage that still meets the voltage
requirement mentioned, but is less than or equal to the DC voltage at all points in the cycle,
losses can be greatly reduced.
The proposed method for reducing switching loss in the converter stage is to utilize a
lower switching frequency. In the VSI stage it is necessary to operate at a high switching
frequency to both fulfill THD requirements and improve system dynamics, however this is
not the case for the converter stage. So long as the output voltage of the converter meets
the voltage requirement mentioned above, any non-idealities in the output voltage of the
converter can be compensated for by the controller of the inverter.
In the past decade, much attention has been paid to the closed-loop regulation of
switch-mode converters and inverters to achieve good dynamic response under different
types of loads. Methods such as linear control [54] , passivity-based control [55],
Lyapunov-based control [56], optimal multi-loop linear resonant control [47], slidingmode control [46], [53], [21] etc. have all been utilized for this problem. In this chapter
two backstepping controllers are utilized for voltage tracking of the converter and inverter
stages [57]. The buck converter controller ensures that the output voltage tracking
objective is met given knowledge of input voltage and circuit parameters as well as
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measurements for output voltage, output current, and inductor current. The controller also
incorporates an adaptive estimator which compensates for a fixed, unknown disturbance in
the system. The VSI controller also ensures output voltage tracking and disturbance
estimation. This controller depends on knowledge of the circuit parameters, as well as
measurements for input voltage, output voltage, inductor current, and output current.

3.1 System Design
A series of power electronic interfaces (PEI) are chosen to provide the 120 [𝑉𝑟𝑚𝑠 ], 60
[Hz] single phase AC voltage from the DC supply as seen in Fig. 3.1. A bidirectional buck
converter steps down the DC supply as determined by its controller to generate the desired
mixed signal voltage to be fed to the VSI. In the next stage, the VSI generates the required
AC voltage from the mixed input voltage with an acceptable THD to meet IEEE 519
harmonic distortions limitations.

Fig. 3.1 System block diagram for generating 120 [𝑽𝒓𝒎𝒔 ] AC voltage from 240V DC input.
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3.1.1 Bidirectional Buck Converter
The Buck Converter is a commonly used switched mode power supply designed for
step-down voltage operation. These power supplies often use control systems to improve
performance and stability. For this work, an adaptive control design is utilized. Adaptive
control allows the system to compensate for an unknown disturbance.
The subsequent controller design is based upon a circuit model which assumes
operation in the continuous conduction mode (CCM). However, due to the nature of the
mixed signal voltage trajectory it is probable that inductor current may reach zero which
would otherwise force the circuit into discontinuous conduction mode (DCM), thereby
invalidating the assumed system model. For this purpose a bidirectional buck converter
topology is proposed to keep the converter in CCM allowing inductor current to become
negative. The circuit diagram for this bidirectional buck converter is shown in Fig. 3.2.
Although switching commands to IGBT D1 and IGBT D2 are logical complements, in
practical implementation we should consider a dead time between these two signals to
prevent shoot-through conditions.

Fig 3.2 Bidirectional Buck converter.

Though a linear controller such as a type3 controller [58] is capable of achieving
voltage tracking for a buck converter it was determined that such a controller is not stable
with a bidirectional buck converter, especially given a mixed signal trajectory. Therefore
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a nonlinear backstepping controller is proposed for this design. Typically the control of
bidirectional buck converters focus only on unidirectional power flow and the control is
separated into two modes of operation, sinking and sourcing. However, in this application
within one cycle of the system operation we may have energy flow in both directions. In
this work a single backstepping controller will be designed which is capable of controlling
the converter under both modes of operation.
The dynamic model of a bidirectional buck converter system as seen in Fig. 3.2 is
described by the following instantaneous circuit equations:
𝐶1 𝑣̇ 𝑜1 = 𝑖𝑙1 − 𝑖𝑜1
𝐿1

𝑑𝑖𝑙1
= −𝑅𝑙1 𝑖𝑙1 − 𝑣𝑜1 + 𝑣𝑖𝑛1 𝑞
𝑑𝑡

(3.1)
(3.2)

where 𝐿1 ∈ ℝ is the inductance, 𝐶1 ∈ ℝ is the capacitance, 𝑣𝑖𝑛1 (𝑡) ∈ ℝ is the input supply
voltage, 𝑖𝑙1 (𝑡) ∈ ℝ is the inductor current, 𝑣𝑜1 (𝑡) ∈ ℝ, is the output voltage, 𝑞(𝑡) ∈ (0,1)
is the switched control signal, and 𝑖𝑜1 (𝑡) ∈ ℝ is the output current that feeds H-Bridge
inverter. This model is valid for both positive and negative values of inductor current.
State averaging methods [47], [46] can be utilized to convert the instantaneous model
defined in (3.1), (3.2), to an average dynamic model of the system when a pulse width
modulation (PWM) scheme is utilized for 𝑞(𝑡) [58]. The average model over a PWM
switching period can be written as follows:
𝐶1 𝑉̇𝑜1 = 𝐼𝑙1 − 𝐼𝑜1

(3.3)

𝐿1 𝐼𝑙̇ = −𝑅𝑙1 𝐼𝑙1 − 𝑉𝑜1 + 𝑉𝑖𝑛1 𝐷1

(3.4)
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where

𝑉𝑖𝑛1 (𝑡) ∈ ℝ

is

the

average

supply

voltage,

𝐼𝑙1 (𝑡) ∈

ℝ is the average inductor current, 𝐼𝑜1 (𝑡) ∈ ℝ is the average output current, 𝑉𝑜1 (𝑡) ∈ ℝ
is the average output voltage, and 𝐷1 (𝑡) ∈ ℝ is the duty ratio of the control signal 𝑞(𝑡). A
semi-constant unknown disturbance, 𝑑01 , is considered as PWM disturbance that needs to
be accounted for by the control scheme. With this, we write (3.4) as follows:
(3.5)

̇ = −𝑅𝑙1 𝐼𝑙1 − 𝑉𝑜1 + 𝑉𝑖𝑛1 (𝐷1 + 𝑑01 ).
𝐿1 𝐼𝑙1

3.1.2 Trajectory Signal Design for Bidirectional Buck converter
In this section a desired voltage trajectory 𝑉𝑑1 (𝑡) of the output voltage 𝑉𝑜1 (𝑡)of the
bidirectional buck converter will be designed such that it minimizes the switching losses
in the VSI stage. The inverter generates an AC voltage from the input voltage. As discussed
previously, the inverter is capable of generating any instantaneous output voltage so long
as the input voltage to the inverter is higher than the absolute value of the desired output.
This fact motivates us to provide a varying input to the inverter instead of a fixed DC
voltage to reduce the switching loss in the high switching frequency stage of the system.
Fig. 3.3 shows the required AC voltage of the inverter and a possible input voltage to the
inverter of the form |200 sin(2𝜋60𝑡)|. The maximum value of this input is chosen such
that the output voltage is generated with an effective amplitude modulation index of
120√2
200

= .85 in the inverter stage and maximum duty ratio of

stage.
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200
240

= .83 in the converter

Fig. 3.3 Possible inverter input and output signals.

The subsequent control development will require 𝑉𝑑1 (𝑡), 𝑉̇𝑑1 (𝑡), 𝑉̈𝑑1 (𝑡) ∈ ℒ∞ . For
this design a trajectory signal composed of the first two harmonics of the desired input plus
a constant was chosen. This constant value gives the inverter controller more flexibility in
its output amplitude. The resulting voltage trajectory for the buck converter is as follows
𝑉𝑑1 (𝑡) = 125.81 + 20 + 83.89 sin(2𝜋120𝑡) = 145.81 + 83.89 sin(2𝜋120𝑡).
Where 125.81 and 83.89sin(2𝜋120𝑡)are the first and second harmonics of the desired
signal and 20 is the constant value added to the trajectory signal. More harmonics can be
added to the trajectory signal but the performance improvement in terms of switching loss
reduction in the inverter is insignificant. Fig. 3.4 shows the designed 𝑉𝑑1 along with the
absolute value of the output voltage of the inverter.
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Fig. 3.4 Trajectory signal and absolute value of output AC signal.

3.1.3 H-Bridge Inverter
A VSI as seen in Fig. 3.5, is used to convert the mixed voltage output of the buck
converter into an AC output voltage with the addition of a simple LC filter. A unipolar
PWM switching scheme was selected for this design. The proposed topology is capable of
the bidirectional energy flow necessary to effectively drive a complex load. In order to
design the controller for an H-Bridge inverter an analytical control model must be created.

Fig. 3.5 H-Bridge inverter.
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Following the assumption that a unipolar switching scheme for PWM is utilized, q4 and
q3 are logical complement to q1 and q2 respectively and the inverter operates in 3 different
states where q1, q2, q3 and q4 are logical IGBT gate signals.
State1: For q1=1 and q2=1 the input voltage to the LC filter is 𝑉𝑖𝑛 .
State2: For q1= q2=0 the input to the LC filter is −𝑉𝑖𝑛2
State3: For q1=1, q2=0 or q1=0, q2=1 the input voltage to the output filter is 0.
Applying the state averaging method, and considering a constant PWM disturbance, 𝑑02 ,
the average model for an H-Bridge inverter can be written as follows:
𝐶2 𝑉̇𝑜2 = 𝐼𝑙2 − 𝐼𝑜2
̇ = −𝑅𝑙2 𝐼𝑙2 − 𝑉𝑜2 + 𝑉𝑖𝑛2 (𝐷2 + 𝑑02 ).
𝐿2 𝐼𝑙2

(3.6)
(3.7)

Where 𝑉𝑖𝑛2 (𝑡) ∈ ℝ is the average supply voltage, 𝐼𝑙2 (𝑡) ∈ ℝ is the average inductor
current, 𝑉𝑜2 (𝑡) ∈ ℝ is the average output voltage, and 𝐷2 (𝑡) ∈ (−1,1) is the duty ratio. A
positive duty ratio means the inverter switches between state 1 and 3 and a negative duty
cycle means the inverter switches between state 2 and 3.
We want to develop a control input, 𝐷2 (𝑡) that enables the inverter stage output
voltage, 𝑉𝑜2 (𝑡), to track a desired output voltage, 𝑉𝑑2 (𝑡),in the presence of an unknown
load and a constant disturbance in the system. In this application 𝑣𝑑2 (𝑡) is a sinusoidal
waveform with 60Hz frequency and 120√2 amplitude.
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3.2 Control Design
Comparing equations (3.3-3.5) which models dynamics of bidirectional buck converter
with equations (3.6-3.7) which models dynamics of H-Bridge converter, we can see both
systems are modeled with the same equations except that the range of duty ratio is (0,1) for
buck converter and (-1,1) for H-Bridge inverter. Therefore we can design the same
controller for both converters. Henceforth the subscript 𝑥 ∈ {1,2}is used to denote whether
the parameters belong to the converter (𝑥 = 1) or the inverter (𝑥 = 2). To generalized the
controller development we consider a constant duty ratio disturbance, 𝑑𝑜𝑥 , in our
equations. To facilitate the control development, the following assumptions are made.
Assumption 1: 𝐼𝑙𝑥 (𝑡), 𝐼𝑜𝑥 (𝑡), 𝑉𝑜𝑥 (𝑡), 𝑉𝑖𝑛𝑥 (𝑡) are measurable.
Assumption 2: 𝐶𝑥 , 𝐿𝑥 , 𝑅𝑙𝑥 are known system parameters.
Assumption 3: 𝑉𝑑𝑥 (𝑡), 𝑉̇𝑑𝑥 (𝑡), 𝑉̈𝑑𝑥 (𝑡) ∈ ℒ∞ , where 𝑉𝑑𝑥 (𝑡) is the desired output voltage
trajectory.
Assumption 4: The duty cycle disturbance is slowly time varying in the sense that
𝑑̇0𝑥 (𝑡) ≈ 0 .
̇ (𝑡) ∈ ℒ∞ .
Assumption 5: The output current is continuous, 𝐼0𝑥
Our control objective is to design 𝐷𝑥 (𝑡) such that 𝑉𝑜𝑥 (𝑡) → 𝑉𝑑𝑥 (𝑡) as 𝑡 → ∞.

3.2.1 Error System Development
To meet the defined control objective, tracking errors signals e𝑥 (t), η𝑥 (t) ∈ ℝ are
defined as follows:
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e𝑥 ≜ 𝑉𝑑𝑥 − 𝑉𝑜𝑥

(3.8)

η𝑥 ≜ 𝐼𝑑𝑥 − 𝐼𝑙𝑥

(3.9)

where Idx (t) ∈ ℝ is a subsequently designed auxiliary control signal. Taking the time
derivative of equation (3.8) and (3.9), and utilizing the average system dynamics from (3.6)
and (3.7), the open loop error systems can be written as follows:
𝐶𝑥 𝑒̇𝑥 = 𝐶𝑥 𝑉̇𝑑𝑥 − 𝐼𝑑𝑥 + η𝑥 + 𝐼𝑜𝑥
̇ + 𝑅𝑙𝑥 𝐼𝑙𝑥 + 𝑉𝑜𝑥 − 𝑉𝑖𝑛𝑥 (𝐷𝑥 + 𝑑0𝑥 ).
𝐿𝑥 𝜂̇ 𝑥 = 𝐿𝑥 𝐼𝑑𝑥

(3.10)
(3.11)

Since the duty ratio disturbance 𝑑0𝑥 is unknown, we define the disturbance error 𝑑̃0x (𝑡) ∈
ℝ as follows:
𝑑̃0x ≜ 𝑑0𝑥 − 𝑑̂0x

(3.12)

where 𝑑̂0𝑥 (𝑡) ∈ ℝ is the disturbance estimate.

3.2.2 Control Input Design
The control inputs found in (3.10) and (3.11) are developed based on the subsequent
stability analysis. The auxiliary control input Idx (t) found in (3.10) is designed as follows:
𝐼𝑑𝑥 ≜ 𝐶𝑥 𝑉̇𝑑𝑥 + 𝑘1x e𝑥 + 𝐼𝑜𝑥

(3.13)

where k1x ∈ ℝ+ is a control gain. The control law defined in (3.13) is substituted into
(3.10) and the following closed loop error system for e𝑥 (t) can be written
𝐶𝑥 𝑒̇𝑥 = −𝑘1x e𝑥 + η𝑥
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(3.14)

As seen in (3.11), the time derivative of 𝐼𝑑𝑥 is required. Taking derivative of (3.13) and
substituting in (3.11) we have:
̇ − 𝑉𝑖𝑛𝑥 𝐷𝑥 − 𝑉𝑖𝑛𝑥 𝑑̃0𝑥 − 𝑉𝑖𝑛𝑥 𝑑̂0𝑥
𝐿𝑥 𝜂̇ 𝑥 = 𝑊1𝑥 (∙) + 𝐿𝑥 𝐼𝑜𝑥

(3.15)

where
𝑊1𝑥 = 𝐿𝑥 𝐶𝑥 𝑉̈𝑑𝑥 + 𝑘1𝑥 𝐿𝑥 𝑉̇𝑑𝑥 −

𝑘1𝑥 𝐿𝑥 𝐼𝑙𝑥
𝐶𝑥

+

𝑘1𝑥 𝐿𝑥 𝐼𝑜𝑥
𝐶𝑥

+ 𝑅𝑙𝑥 𝐼𝑙𝑥 + 𝑉𝑜𝑥 .

The duty ratio of the PWM control signal for the power converter

𝐷𝑥 (t)

(3.16)
is defined as

follows:

𝐷𝑥 ≜

1
[𝑊 + 𝑒𝑥 + 𝑘2𝑥 𝜂𝑥 + 𝑘3𝑥 𝑠𝑔𝑛(𝜂𝑥 ) − 𝑉𝑖𝑛𝑥 𝑑̂0𝑥 ]
𝑉𝑖𝑛𝑥 1𝑥

(3.17)

where k 2x , k 3x ∈ ℝ+ are the control gains.
The parameter update law for the unknown disturbance is defined as follows
𝑑̂̇0𝑥 ≜ −𝑘4x η𝑥 𝑉𝑖𝑛𝑥

(3.18)

Substituting (3.17) into (3.15) provides the following closed loop error system for η(t)
̇ − e𝑥 − 𝑘2x η𝑥 − 𝑘3x 𝑠𝑔𝑛(η𝑥 ) − 𝑉𝑖𝑛𝑥 .
𝐿𝑥 𝜂̇ 𝑥 = 𝐿𝑥 𝐼0𝑥

(3.19)

3.2.3 Stability Analysis
Theorem 1: Using the closed loop error system equations found in (3.14) and (3.19),
the error signals defined in (3.8) and (3.9) are regulated as follows
e𝑥 (𝑡), η𝑥 (𝑡) → 0 𝑎𝑠 𝑡 → ∞.
Proof: A non-negative scalar function, 𝑆𝑥 (𝑡) ∈ ℝ is shown in (3.20).
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1

1

1

−1 ̃ 2
𝑆𝑥 = 2 𝐶𝑥 𝑒𝑥2 + 2 𝐿𝑥 𝜂𝑥2 + 2 𝑘4x
𝑑0x

(3.20)

Taking the derivative of (3.20) with respect to time and substituting the closed loop error
signals from (3.14) and (3.19), the expression in (3.21) is obtained where (3.18) is also
utilized.
̇ .
𝑆𝑥̇ = −k1x 𝑒𝑥2 − k 2x 𝜂𝑥2 − k 3 |η𝑥 | + η𝑥 𝐿𝑥 𝐼𝑜𝑥

(3.21)

The expression in (3.21) can be upper bounded as follows:
̇ )|η𝑥 |.
𝑆𝑥̇ ≤ −k1x 𝑒𝑥2 − k 2x 𝜂𝑥2 − (k 3x − 𝐿𝑥 𝐼𝑜𝑥

(3.22)

Assuming that the control gain k 3 is selected as stated in (3.23), then (3.22) can be further
simplified as (3.24).
̇
k 3x > 𝐿𝑥 𝐼𝑜𝑥

(3.23)

𝑆𝑥̇ ≤ −k1x 𝑒𝑥2 − k 2x 𝜂𝑥2

(3.24)

From (3.20) and (3.24) it is clear that 𝑒𝑥 (𝑡), 𝜂𝑥 (𝑡), 𝑑̃0x ∈ ℒ∞ ℒ∞ and that 𝑒𝑥 (𝑡), 𝜂𝑥 (𝑡) ∈
ℒ∞ ∩ ℒ2 . From (3.8) and by definition that Vdx (t) ∈ ℒ∞ , therefore Vox (t) ∈ ℒ∞ . Then,
from (3.13) assuming 𝐼𝑜𝑥 (𝑡), 𝑉̇𝑑𝑥 (𝑡) ∈ ℒ∞ , it is clear that 𝐼𝑑𝑥 (𝑡) ∈ ℒ∞ , hence from (3.9)
we can see that 𝐼𝑙𝑥 (𝑡) ∈ ℒ∞ .From (3.14) and 𝑒𝑥 (𝑡), 𝜂𝑥 (𝑡) ∈ ℒ∞ it is clear that 𝑒̇𝑥 (𝑡) ∈
ℒ∞ . From (3.12) and because 𝑑0x (𝑡), 𝑑̃0x (𝑡) ∈ ℒ∞ it is clear that 𝑑̂0x (t) ∈ ℒ∞ . From
(3.16), it can be shown that W1x (t) ∈ ℒ∞ because 𝑣̈ dx (𝑡), 𝑣̇ dx (𝑡), 𝐼𝑙𝑥 (𝑡), 𝑉𝑜𝑥 (𝑡) ∈ ℒ∞ .
Additionally, from (3.17) it is clear that 𝐷𝑥 (𝑡) ∈ ℒ∞ . From these bounding statements it is
clear that all signals in the closed loop are bounded. From (3.14) and 𝑒𝑥 (𝑡), 𝜂𝑥 (𝑡), ∈ ℒ∞ it
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̇ (𝑡) ∈ ℒ∞ it is clear that 𝜂̇ 𝑥 (𝑡) ∈ ℒ∞ .
is clear 𝑒̇𝑥 (𝑡) ∈ ℒ∞ . From (3.16), and assuming 𝐼𝑜𝑥
Since 𝑒𝑥 (𝑡), 𝜂𝑥 (𝑡) ∈ ℒ∞ ∩ ℒ2 and 𝑒̇𝑥 (𝑡), 𝜂̇ 𝑥 (𝑡) ∈ ℒ∞ , Barbalat’s Lemma [49] is utilized to
prove that 𝑒𝑥 (𝑡), 𝜂𝑥 (𝑡) → 0 𝑎𝑠 𝑡 → ∞.

3.3 Simulation Results
To validate the system design, and control development a numerical simulation is
performed. The PLECS toolbox is used with Matlab/Simulink to model the instantaneous
circuit dynamics of each interface including the control schemes.

3.3.1 Bidirectional Buck converter
The parameters for the converter and its control scheme are summarized in Table 3.1.
Table 3.1 Bidirectional Buck Converter Simulation Parameters
Parameter

Value

Units

𝐿1

500

µH

𝐶1

470

µF

𝐹𝑠𝑤1

5

kHz

𝑉𝑖𝑛1

240

V

𝑘11

0.05

-

𝑘21

0.5

-

𝑘31

1

-

𝑘41

0.1

-
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Tracking performance is seen in Fig. 3.6. Signals 𝑒1 (𝑡) and duty cycle, 𝐷1 (t), are seen
in Fig. 3.7 and 3.8 respectively. From these figures it is clear that the control objective is
met. From Fig. 3.9 it is clear that the inductor passes the current in both source to the sink
direction and vice versa within one cycle of operation.

Fig. 3. 6 Converter output voltage and the desired voltage.

Fig. 3.7 Converter voltage tracking error.
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Fig. 3.8 Converter control duty cycle.

Fig. 3.9 Converter inductor current.

3.3.2 H-Bridge Inverter
The inverter’s operation begins at t=0 [s] with 𝑍𝐿𝑜𝑎𝑑 = 10 + 𝑗4.8 [Ω] load
̇ (𝑡) ∈
impedance. In section IV we assumed that the output current is continuous, 𝐼𝑜2
ℒ∞ .This particularly means that the load impedance is constant and time-invariant. When
this is not the case, the controllers still perform acceptably. In order to simulate the changes
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in the load impedance, a parallel 16Ω resistor is switched into the circuit at t=0.1[s]. The
effect of this change in the load impedance is illustrated in both inverter and converter stage
results.
Table 3.2 H-Bridge Inverter Simulation Parameters
Parameter

Value

Units

𝐿2

104

µH

𝐶2

690

µF

𝐹𝑠𝑤2

100

kHz

𝑉𝑖𝑛2

1

-

𝑘12

0.1

-

𝑘22

0.1

-

𝑘32

10

𝑘42

0.1

-

Fig. 3.11, 3.12, 3.13 and 3.14 illustrate the tracking performance, signals 𝑒2 (𝑡), 𝐷2 (𝑡)
and 𝑖𝑙2 (𝑡) of the inverter respectively. These figures show that, despite the changing load
impedance the controller behavior is satisfactory. The simulation waveforms show that the
designed circuit operates well within the desired parameters in closed loop control.

Fig. 3.10 Inverter output voltage and the desired voltage .
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Fig. 3.11 Inverter voltage tracking error.

Fig. 3.12 Inverter control duty cycle.
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Fig. 3.13 Inverter inductor current.

3.3.3 Switching Loss
To evaluate the performance of the system in terms of switching loss reduction the
thermal model and parameters of a commercially available IGBT, Infineon IKW25N120T2,
is used in the simulation. Table 3.3 compare the switching loss of the system described in
section II, referred to as the two-stage PEI, with a system that only utilizes an H-Bridge
inverter to generate an AC output voltage from a fixed 240 V input DC voltage, referred to
as the one-stage PEI. As it can be seen in table 3.3 the switching loss of the proposed twostage PEI is almost half of that of the one-stage PEI. As it can be seen in The envelop in
the two-stage PEI has a softer shape and semi-sinusoidal form than that of the one-stage
PEI . This effect results in a distortion at the output voltage of the two-stage PEI.

3.3.4 Harmonic Distortions
Table 3.4 gives the individual voltage distortion for first five harmonics for both
the one-stage and two-stage PEI systems. As it can be seen the individual voltage distortion
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is less than 0.1% which meets the harmonic limits of the IEEE 519 (< 3%) . The total
harmonics distortion of output voltage is 0.3 % and 0.149 % for the one-stage and twostage PEI systems respectively which fulfills total voltage distortion limits of IEEE 519
(THD<5%).
Table 3.3 Switching Power Loss Comparison
Switching Power Loss
PEI

One-Stage PEI

Two-Stage PEI

Bidirectional Buck

-

20W

H-Bridge

400W

150W

Total

400W

170W

Table 3.4 Harmonic Distortions Comparison

𝒇𝒏 (𝑯𝒛)

𝒏

Distortion
One-Stage PEI

Two-Stage PEI

2

120

0.006 %

0.025 %

3

180

0.15 %

0.025 %

4

240

0.009 %

0.008 %

5

300

0.2 %

0.053 %

6

360

0.002 %

0.019 %

0.3 %

0.149 %

THD

3.4 Summary
A two-stage PEI along with two voltage tracking controllers were proposed and
developed for energy efficient DC to AC power conversion. The system performance was
evaluated in terms of stability, system dynamics, switching loss and THD and validated
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via simulation. Using a simple output filter the output voltage THD was limited within
0.2% which fulfills IEEE 519. Utilizing the mixed input voltage to the inverter generated
by bidirectional buck converter, the total switching loss of the proposed two-stage PEI is
almost half that of the one-stage PEI. Moreover, the robust voltage and current control
performance can be guaranteed even under varied load impedance and output power
variations.
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CHAPTER 4
LEARNING BACKSTEPPING CONTROLLER

The pulse width modulated (PWM) voltage-source inverters (VSIs) have been more
broadly utilized for DC to AC voltage conversion as emerging technologies such as
inverter-based Distributed Generation (DG), Vehicle to Grid (V2G), Battery Energy
Storage System (BESS) and Uninterruptable Power Supplies (UPS) are more widely
adopted.
On the hand, the nonlinearity of residential electrical load is steadily increasing with
the growing use of devices such as computers, fax machines, printers, refrigerators, TVs
and electronic lighting ballasts, with rectifier at their front end. This nonlinearity of the
load deviates both current and voltage waveform in the distribution feeder from its
sinusoidal waveform. As such designing an inverter system with a nonlinear controller that
can take into account this nonlinearity in the load current and generate a sinusoidal output
voltage has become of great interest in applications where a high quality voltage is needed.
Another metric in the performance evaluation of inverters is a fast transient response during
load change which also necessitates the use of high performance controllers. Several
control schemes have been proposed for the control of an inverter with an output 𝐿𝐶 to
reduce the aberrance of inverter source’s output voltage waveform including adaptive bank
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resonant filters [59], deadbeat control [60], [16] and multiloop feedback control [15] [14].
In [61], Internal Model Theory was adopted, and a traditional PI control scheme combined
with repetitive controller was applied to manage the inverter system. But the model was
not applicable for nonlinear loads. In [36] a Fuzzy control strategy was used to control the
inverter system, with a genetic algorithm used in conjunction to optimize the fuzzy
controller. In [19] a combination of repetitive control and state-feedback-with-integral
control was proposed to control the output voltage waveform of the inverter. The schemes
presented in [36] and [19] have an acceptable dynamic response and output voltage
waveform even with nonlinear load at the cost of a complex algorithm. In [38] the
performance of a backstepping controller in control of a single phase inverter with resistive
load is compared with that of sliding mode and conventional PID controller. The results
reveal that the backstepping controller outperforms the other two controllers in terms of
both transient response and steady state error. Also it is shown that the sliding mode
controller generates a very harsh command compared to backstepping. In previous chapter
a backstepping controller was proposed for the control of H-Bridge inverter with a very
good tracking performance demonstrated. The work presented in previous chapter uses a
Backstepping controller combined with a sliding technique to compensate the
unmeasurable uncertainties arose from the derivative of the output current. It was also
assumed that the system experience a constant disturbance.
In this chapter a backstepping controller combined with a periodic learning scheme is
proposed for the control of an H-Bridge inverter with output 𝐿𝐶 filter in the presence of a
nonlinear load [62]. The proposed learning scheme take into account the periodic nature of
the system and observes the periodic disturbance and unmeasurable uncertainties of the
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system. A Lyapunov stability analysis is presented which proves that the sinusoidal voltage
tracking objective is achieved by the controller with all signals remaining bounded.
Simulation results further validate this approach.

4.1 System Model
An H-Bridge inverter with a LC output filter is used for DC to AC power conversion.
The inverter is sourcing four different type of loads, including linear and nonlinear loads,
as seen in Fig. 4.1. Applying the state averaging method, and unipolar PWM switching
scheme the average model for the H-Bridge inverter can be written as follows [47]:
𝐶𝑉𝑜̇ = 𝐼𝐿 − 𝐼𝑜

(4.1)

𝐿𝐼𝐿̇ = 𝑉𝑖𝑛 (𝐷 + 𝑑) − 𝑅𝐼𝐿 − 𝑉𝑜

(4.2)

where 𝐿, 𝐶, 𝑅 are the inductance, capacitance and series resistance of the inductance,
respectively. 𝑉𝑖𝑛 (𝑡) ∈ ℝ is the input supply voltage, 𝐷(𝑡) ∈[-1 1] is the PWM duty ratio
and d is the periodic PWM disturbance resulted from imperfect PWM switching timing.
𝑉𝑜 (𝑡) ∈ ℝ, 𝐼𝑜 (𝑡) ∈ ℝ and 𝐼𝐿 (𝑡) ∈ ℝ are the output voltage, output current and the inductor
current, respectively. To facilitate the control development, the following assumptions are
made.
Assumption 1: 𝐿, 𝐶, 𝑅, 𝑉𝑖𝑛 are known, constant system parameters.
Assumption 2: The output voltage 𝑉𝑜 (𝑡) , inductor current 𝐼𝐿 (𝑡), and output current
𝐼𝑜 (𝑡) are measurable.
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Fig. 5.1 H-Bridge inverter with output LC filter and load.

Assumption 3: The load current has the following properties: 𝐼𝑜 , 𝐼𝑜̇ (𝑡)𝜖ℒ∞ , so that
𝐿|𝐼𝑜̇ (𝑡)| < 𝛽1 .
Assumption 4: The desired voltage and its first and second derivatives with respect to
time are bounded, 𝑉𝑑 (𝑡), 𝑉̇𝑑 (𝑡), 𝑉̈𝑑 (𝑡) ∈ ℒ∞ .
Assumption 5: The periodic disturbance d is bounded, |𝑑| < 𝛽2.

4.2 Control System Development
The objective of the control scheme is to design 𝐷(𝑡) such that 𝑉𝑜 (𝑡) → 𝑉𝑑 (𝑡) as 𝑡 →
∞, where 𝑉𝑑 (𝑡) is the sinusoidal output voltage trajectory defined by desired amplitude,
frequency, and phase.

4.2.1 Error System Development
In order to meet the desired voltage, tracking error signal 𝑒(𝑡) ∈ ℝ and auxiliary error
signal 𝜂(𝑡) ∈ ℝ are defined as:
𝑒 ≜ 𝑉𝑑 − 𝑉𝑜

(4.3)

𝜂 ≜ 𝐼𝑑 − 𝐼𝐿

(4.4)

where Id (t) ∈ ℝ is an auxiliary control signal which will be designed subsequently.
Taking derivative of both sides of equations (4.3) and (4.4), pre-multiplying by 𝐿 and 𝐶,
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respectively, and then utilizing equations (4.1) and (4.2) gives the following open loop
error system:
𝐶𝑒̇ = 𝐶𝑉̇𝑑 − 𝐼𝑑 + 𝜂 + 𝐼𝑜

(4.5)

𝐿𝜂̇ = 𝐿𝐼𝑑̇ − 𝑉𝑖𝑛 𝐷 − 𝑉𝑖𝑛 𝑑 + 𝑅𝐼𝐿 + 𝑉𝑜

(4.6)

4.2.2 Control Input Design
The control inputs will be designed based on the mathematical form of (4.5) and (4.6)
along with the subsequently presented stability analysis. The auxiliary control signal 𝐼𝑑 (𝑡)
is designed as follows
𝐼𝑑 ≜ 𝐶𝑉̇𝑑 + 𝐾1 𝑒 + 𝐼𝑜

(4.7)

where 𝐾1 ∈ ℝ+ is a positive control gain. Examining the form of (4.6) we see that reduction
of the error equation to a desirable closed loop form requires compensation of the term
𝐼𝑑̇ (𝑡). From (4.7), we see that 𝐼𝑑̇ (𝑡) includes the term 𝐼𝑜̇ (𝑡).
𝐿𝜂̇ = 𝐿𝐼𝑜̇ − 𝑉𝑖𝑛 𝐷 − 𝑉𝑖𝑛 𝑑 + 𝑊1

(4.8)

where :
𝑊1 ≜ 𝐿𝐶𝑉̈𝑑 + 𝐿𝐾1 𝑉̇𝑑 −

𝐿𝐾1
(𝐼 − 𝐼𝑜 ) + 𝑅𝐼𝐿 + 𝑉𝑜 .
𝐶 𝐿

(4.9)

While a numerical derivative of the output current, 𝐼𝑜̇ (𝑡), is possible to calculate,
taking the derivative of a noisy current measurement is not a practical solution. Therefore
our approach will consider this term as a periodic disturbance. Thus a new term 𝑑1 is
introduced which contains all of the lumped system disturbances.

49

𝑑1 ≜ 𝐿𝐼𝑜̇ − 𝑉𝑖𝑛 𝑑

(4.10)

Motivated by the subsequent stability analysis the duty ratio control signal, 𝐷(𝑡), is
defined as :

𝐷≜

1
[𝑊 + 𝑒 + 𝐾2 𝜂 + 𝑑̂1 ]
𝑉𝑖𝑛 1

(4.11)

where 𝐾2 ∈ ℝ+ is a positive control gain and 𝑑̂1 is an observation of the system
disturbances, 𝑑1 , which is developed in the following subsection.

4.2.3 Periodic Learning Design
Considering the fact that in an AC system the PWM disturbance, output current and
consequently its derivative with respect to time are periodic, a periodic learning method is
developed to estimate the system disturbances defined in (4.10). To characterize the
performance of the learning scheme the following error signal is defined.
𝑑̃1 ≜ 𝑑1 − 𝑑̂1

(4.12)

Motivated by subsequent stability analysis the following update law is defined for
periodic learning of 𝑑1 .
𝑑̂1 (𝑡) ≜ 𝑆𝑎𝑡𝛽 (𝑑̂1 (𝑡 − 𝑇)) + 𝐾3 𝜂(𝑡)

(4.13)

where 𝛽 > 𝛽1 + 𝛽2 is a system constant, and 𝑆𝑎𝑡𝛽 (. ) is a saturation function with
upper and lower limits equal to 𝛽 and – 𝛽, respectively. 𝐾3 ∈ ℝ+ is a positive control gain
and 𝑇 is the period of the AC system. Substituting (4.13) into (4.12) and considering the
fact that 𝑑1 (𝑡) is periodic and bounded, 𝑑1 < 𝛽, the learning error can be given by:
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𝑑̃1 (𝑡) = 𝑑1 (𝑡) − 𝑑̂1 (𝑡) = 𝑑1 (𝑡 − 𝑇) − 𝑑̂1 (𝑡)
= 𝑆𝑎𝑡𝛽 (𝑑1 (𝑡 − 𝑇)) − 𝑆𝑎𝑡𝛽 (𝑑̂1 (𝑡 − 𝑇)) −𝐾3 𝜂

(4.14)

Substituting (4.7), (4.10), (4.11) and (4.12) into the open loop error systems from (4.5)
and (4.8) results in the following closed loop error systems.
𝐶𝑒̇ = −𝐾1 𝑒 + 𝜂

(4.15)

𝐿𝜂̇ = −𝑒 − 𝐾2 𝜂 + 𝑑̃1

(4.16)

4.2.4 Stability Analysis
Theorem 1: Using the closed loop error system equations found in (4.15) and (4.16),
the error signals defined in (4.3) and (4.4) are regulated as follows
𝑒(𝑡), 𝜂̂ (𝑡) → 0 𝑎𝑠 𝑡 → ∞.
Proof: A non-negative Lyapunov function 𝑆(𝑡) ∈ ℝ is defined by equation (4.17).

𝑆=

𝑇
2
1 2 1 2
1
𝐶𝑒 + 𝐿𝜂 +
∫ [𝑆𝑎𝑡𝛽 (𝑑1(𝜏)) − 𝑆𝑎𝑡𝛽 (𝑑̂1 (𝜏))] 𝑑𝜏
2
2
2𝐾3 𝑡−𝑇

(4.17)

Taking the derivative of (4.17) with respect to time and substituting the closed loop
error signals from (4.15) and (4.16) and applying Leibniz rule, the expression in (4.18) is
obtained.
𝑆̇ = −𝐾1 𝑒 2 − 𝐾2 𝜂2 + 𝜂𝑑̃1 +

2
1
[𝑆𝑎𝑡𝛽 (𝑑1 (𝑡)) − 𝑆𝑎𝑡𝛽 (𝑑̂1 (𝑡))]
2𝐾3

1
−
[𝑆𝑎𝑡𝛽 (𝑑1 (𝑡 − 𝑇)) − 𝑆𝑎𝑡𝛽 (𝑑̂1 (𝑡 − 𝑇))]2 .
2𝐾3
Substituting (4.14) into (4.18) the following equation for 𝑆̇(𝑡) can be obtained.
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(4.18)

𝑆̇ = −𝐾1 𝑒 2 − 𝐾2 𝜂2 −

1
2
[𝑑̃1 + 𝐾3 𝜂]
2𝐾3

2
1
+𝜂𝑑̃1 +
[𝑆𝑎𝑡𝛽 (𝑑1 (𝑡)) − 𝑆𝑎𝑡𝛽 (𝑑̂1 (𝑡))]
2𝐾3

(4.19)

Substituting for 𝑑̃1 (𝑡) from(4.12), after some mathematical simplifications (4.19) can be
rewritten as:
𝑆̇ = −𝐾1 𝑒 2 − (𝐾2 +

2
𝐾3 2
1
̂
(𝑡))
(𝑡)))
)𝜂 +
[(𝑆𝑎𝑡𝛽 (𝑑1
− 𝑆𝑎𝑡𝛽 (𝑑1
2
2𝐾3

(4.20)

2

− (𝑑1 (𝑡) − 𝑑̂1 (𝑡)) ]
The last term of (4.20) can be upper bounded as follows:
2

2

(𝑆𝑎𝑡𝛽 (𝑑1 (𝑡)) − 𝑆𝑎𝑡𝛽 (𝑑̂1 (𝑡))) − (𝑑1 (𝑡) − 𝑑̂1 (𝑡)) ≤ 0

(4.21)

Using (4.21) 𝑆̇(t) can be upper bounded as:
𝑆̇ ≤ −𝐾1 𝑒 2 − (𝐾2 +

𝐾3 2
)𝜂
2

(4.23)

From the structure of (4.23) it can be proved that all signals are bounded and
𝑒(𝑡), 𝜂(𝑡) → 0 as 𝑡 → ∞. From (4.17) and (4.23) it is clear that 𝑒(𝑡), 𝜂(𝑡) ∈ ℒ∞ ∩ ℒ2 [63].
From (4.3) and the fact that 𝑉𝑑 (𝑡) ∈ ℒ∞ , therefore 𝑉𝑜 (𝑡) ∈ ℒ∞ . From (4.7) along with
Assumption 3 and 4 it is clear that 𝐼𝑑 (𝑡) ∈ ℒ∞ . From (4.15) and 𝑒(𝑡), 𝜂(𝑡) ∈ ℒ∞ it is clear
that 𝑒̇ (t) ∈ ℒ∞ . From the definition of 𝑆𝑎𝑡𝛽 (. ) function and 𝜂(𝑡) ∈ ℒ∞ , using (4.13) we
can deduce that 𝑑̂1 (𝑡) ∈ ℒ∞ . Since 𝐼𝑑 (𝑡), 𝜂(𝑡) ∈ ℒ∞ from (4.4) it is obvious that 𝐼𝐿 (𝑡) ∈
ℒ∞ . Now from (4.9) and (4.11) along with 𝑉̈𝑑 (𝑡), 𝑉̇𝑑 (𝑡), 𝑉𝑜 (𝑡), 𝐼𝐿 (𝑡), 𝐼𝑜 (𝑡), 𝑒(𝑡), 𝜂(𝑡),
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̂1 (𝑡)
𝑑

∈ ℒ∞ it is clear that 𝐷(𝑡) ∈ ℒ∞ .

From (4.12) and 𝑑̂1 (𝑡) ∈ ℒ∞ along with

Assumption 5 it is clear that 𝑑̃1 ∈ ℒ∞ . From (4.16) we can see that 𝜂̇ (t) ∈ ℒ∞ . Hence it is
clear that all signals in the closed loop are bounded. Since 𝑒(𝑡), 𝜂(𝑡) ∈ ℒ∞ ∩ ℒ2 and
𝑒̇ (𝑡), 𝜂̇ (𝑡) ∈ ℒ∞ , Barbalat’s Lemma [49] can be utilized to prove that 𝑒(𝑡), 𝜂(𝑡) →
0 𝑎𝑠 𝑡 → ∞. Thus completing the proof of the theorem.

4.3 Simulation Results
To validate the periodic learning observer and control design a numerical simulation
was performed under various load scenarios. The Matlab-Simulink computer simulation
software with PLECS Blockset was used to model the circuit dynamics of the inverter and
the control schemes. Table 4.1 summarizes all the parameters used for the inverter circuit
and the control scheme simulation. This table also includes the parameters of four different
loads denoted as Load1, …, Load4 used in the simulation. The desired voltage trajectory
was selected to be 𝑉𝑑 = 220√2𝑠𝑖𝑛(2𝜋50𝑡). The inverter’s operation begins at t = 0[s]
while sourcing a complex load, Load1, and a nonlinear load, Load 2. The nonlinear load is
a rectifier with output capacitor and a resistive load. In order to simulate changes in the
system load , a complex load, Load 3, and a nonlinear load, Load 4, are switched into the
circuit at t=0.092[s] and 0.132[s], respectively.
The output voltage and current of the inverter are demonstrated in Fig. 2. As it can be
seen in this figure the proposed controller generates an almost pure sinusoidal output
voltage in the presence of a nonlinear output current waveform. Fig. 3 shows the controller
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Table 4.1 System Parameters for H-Bridge Inverter and Learning Backstepping Controller
Parameter

Parameter

Value

Units

µH

𝑉𝑖𝑛

360

V

C

330

µF

𝑘1

10

-

R

0.3

Ω

𝑘2

50

-

𝑓

50

Hz

𝑘3

50

-

𝑉𝑜

220

V(rms)

𝛽

20

-

𝑃1

3

kW

1.45

kVar

800

W

Loa
d4

d1
d2

𝑃2

Loa
d3

500

Inverter
Loa

Units

L

𝑄1

Loa

Value

𝑃3

2

kW

𝑄3

1

kVar

𝑃4

500

W

tracking performance in terms of the output voltage tracking error, 𝑒(𝑡), and inductor
current tracking error, 𝜂(𝑡). Fig. 4 shows the generated duty ratio control signal, 𝐷(𝑡). The
actual and desired inductor current are shown in Fig. 5 and the estimated system
disturbance is demonstrated in Fig 6.

Fig. 4. 2 Inverter desired voltage, output voltage and output current.
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Fig. 4. 3 Controller tracking errors.

Fig. 4. 4 Inverter control duty cycle.
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Fig. 4. 5 Actual and desired current of the inductor.

Fig. 4. 6 Estimation of system disturbances.

In Assumption 3, it is assumed that the output current is continuous, i.e. that |𝐼𝑜̇ (𝑡)| ∈
ℒ∞ . However, in the case of momentary violation of this assumption during step changes
in the load the controllers still perform acceptably. The system behavior for the load
changes can be seen at t=0.092[s] and 0.132[s]. Sudden change of system load resulting
from the addition of an inductive complex load at t=0.092[s] does not degrade the system
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performance in terms of tracking errors depicted in Fig 3. That is because this load change
does not violate the aforementioned assumptions. However the addition of a nonlinear
rectifier load with output capacitor initial voltage equal to zero at t=0.112[s] results in a
discontinuity in output current and consequently violates Assumption 3. Although this
violation causes a deviation in the error signals from zero, the fast dynamic response of the
controller compensates for this deviation and the controller error signals converge to zero
very quickly. These load changes introduce deviations to the estimated disturbance at the
corresponding times and these deviations repeats at the subsequent cycles because of the
periodic nature of the learning scheme. The amplitude of deviations diminish in subsequent
cycles as the learning algorithm re-convergences. From these figures it is clear that the
closed loop controlled inverter works well within the desired parameters, achieving a pure
sinusoidal output voltage.

4.4 Summary
A backstepping control scheme along with a periodic learning observer were
developed for an H-Bridge inverter with output LC filter sourcing both linear and nonlinear
loads. The system performance was evaluated in terms of tracking performance and
stability. These schemes have been validated by both stability analysis and simulation
results and all these analysis and simulations have demonstrated the effectiveness of the
proposed control solution.
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CHAPTER 5
BACKSTEPPING CONTROLLER FOR 3-PHASE
INVERTER WITH SEAMLESS TRANSITION TO GRID-TIE
Three-phase inverters with output LC filters are commonly employed for generation
of sinusoidal output voltage with low harmonic distortion, suitable for distributed
generation systems. However, the waveform quality of the output voltage in stand-alone
mode is poor under the nonlinear load using conventional controllers. This issue has
become more pressing as the nonlinearity of the load current in power systems continues
to increase due to the growing number of electronic devices with rectifiers at the front end
of their power supply present in the grid. As such, designing a nonlinear controller that can
account for the nonlinearities of the load current to generate a high quality output voltage
has become of great interest.
In the two previous chapters, two controllers utilizing backstepping technique were
developed for a single phase inverter in 𝑎𝑏𝑐-frame. The difficulty with developing a
backstepping controller for a 3-phase inverter in 𝑎𝑏𝑐- frame is the need for synthesis of
desired AC trajectories and their first and second order derivatives. This problem becomes
more difficult especially when there is a need for amplitude, phase and frequency
adjustment in transition from standalone to grid-tie mode.
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In this chapter a backstepping controller developed in 𝑑𝑞0-frame is proposed for the
control of a 3-phase 4-wire diode clamped inverter with output 𝐿𝐶 filter under different
loads including balanced, unbalanced, linear and nonlinear loads [64]. In addition, an
observer is developed for load-current estimation, enhancing the behavior of the proposed
controller especially for the cases that there is a need to remove the costly output current
sensor. Also, the seamless transition of the inverter from standalone to grid-tie is
investigated while the inverter is under the control of the proposed controller. Lyapunov
stability analysis and simulation results validate the effectiveness of the proposed control
solution in terms of tracking objective and in meeting the THD requirements of IEEE 519
and EN 50160 standards for US and European power systems, respectively.

5.1 System Model
In this work we consider a 3-level 3-leg (3L3L) diode clamped inverter with split dc
bus connected to a three phase load, as seen in Fig. 5.1. This topology can be used to feed
both balanced/unbalanced ∆ or 𝑌 type load with or without a neutral conductor. Although
the controller can be developed in any frame, the rotating dq0-frame is selected for the
following reasons.
First, as we will see in the proceeding controller development, the backstepping
controller requires the synthesis of a desired voltage trajectory, and its first and second time
derivatives. In the dq0-frame this trajectory can be represented by a constant value making
it and its derivatives much easier to synthesize than the AC signals required in 𝑎𝑏𝑐-frame
or 𝛼𝛽-frame.
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Fig. 5. 1 3L3L four-wire diode clamped inverter with output LC filter.

Second, transition from two operational modes: standalone to grid-tied, can be
accomplished much easier in the dq0-frame.
Applying the state averaging method and using the well-known Park’s
Transformation, the equivalent 𝑑𝑞0 circuits of the system model are shown in Fig. 5.2
𝑢𝑑
𝑢𝐴
where [𝑢𝑞 ] are the 𝑑𝑞0 transformation of the control input (duty ratio) [𝑢𝐵 ] in 𝑎𝑏𝑐-frame.
𝑢0
𝑢𝐶

Fig. 5. 2 Equivalent dq0 circuits of the 3L3L diode clamped inverter with output LC filter.

From the system model in dq0-frame shown in Fig. 5.2, the system equations can be written
as follows:
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𝐶𝑓 𝑉̇𝑜𝑑 = 𝐼𝑓𝑑 + 𝜔𝐶𝑓 𝑉𝑜𝑞 − 𝐼𝑜𝑑

(5.1)

̇ = (𝑢𝑑 + 𝑢𝑑′ )𝑉𝑑𝑐 − 𝑅𝑓 𝐼𝑓𝑑 + 𝜔𝐿𝑓 𝐼𝑓𝑞 − 𝑉𝑜𝑑
𝐿𝑓 𝐼𝑓𝑑

(5.2)

̇ = 𝐼𝑓𝑞 − 𝜔𝐶𝑓 𝑉𝑜𝑑 − 𝐼𝑜𝑞
𝐶𝑓 𝑉𝑜𝑞

(5.3)

̇ = (𝑢𝑞 + 𝑢𝑞′ )𝑉𝑑𝑐 − 𝑅𝑓 𝐼𝑓𝑞 − 𝜔𝐿𝑓 𝐼𝑓𝑑 − 𝑉𝑜𝑞
𝐿𝑓 𝐼𝑓𝑞

(5.4)

𝐶𝑓 𝑉̇𝑜0 = 𝐼𝑓0 − 𝐼𝑜0

(5.5)

̇ = (𝑢0 + 𝑢0′ )𝑉𝑑𝑐 − 𝑅𝑓 𝐼𝑓0 − 𝑉𝑜0
𝐿𝑓 𝐼𝑓0

(5.6)

where 𝐿𝑓 , 𝐶𝑓 , 𝑅𝑓 are the inductance, capacitance and series resistance of the inductance of
the filter, respectively. 𝑉𝑑𝑐

𝑢𝑑′
∈ ℝ is the split DC-link voltage and [𝑢𝑞′ ] are the transformation
𝑢0′

of the PWM disturbance resulting from imperfect PWM switching timing. The system
frequency, 𝜔 in [rad/s], is related to the reference angle for the Park’s Transformation as
follows:
𝑡

𝜃 = ∫𝑡 𝜔(𝜏) + 𝜃0 .

(5.7)

0

5.2 Control System Development
𝑢𝑑
𝑉𝑜𝑑
𝑉𝑟𝑑
The objective of the control scheme is to design [𝑢𝑞 ]such that [ 𝑉𝑜𝑞 ]→[ 𝑉𝑟𝑞 ]→as 𝑡→∞
𝑢0
𝑉𝑜0
𝑉𝑟0
𝑉𝑟𝑑
where [ 𝑉𝑟𝑞 ]is the reference voltage trajectory. If this control objective is met then the
𝑉𝑟0
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𝑢𝑑
inverse Park’s Transformation can be used to convert the control signals [𝑢𝑞 ] from 𝑑𝑞0𝑢0
frame to 𝑎𝑏𝑐-frame, to generate the desired 3 phase voltage trajectory. This requires
synchronization of the frequency and phase of the reference angle, 𝜃, to match the desired
frequency and phase.
Because of the coupling of the signals in the 𝑑 and 𝑞 axis, the controller for these two
axes are developed together. Development of the controller in the zero axis can be inferred
from the developed controller for the other two axes by simply substituting 𝜔 = 0.
To facilitate the control development, the following assumptions are made.
Assumption 1: 𝐿𝑓 , 𝐶𝑓 , 𝑅𝑓 , 𝑉𝑑𝑐 are known, constant system parameters.
Assumption 2: The output voltage, output current and inductor current are measurable.
Assumption 3: The load current has the following properties:
̇ (𝑡), 𝐼𝑜𝑞 (𝑡), and 𝐼𝑜𝑞
̇ (𝑡) ∈ ℒ∞ .
𝐼𝑜𝑑 (𝑡), 𝐼𝑜𝑑
𝑢𝑑′
Assumption 4: The disturbance [𝑢𝑞′ ] are bounded and
𝑢0′

slowly time-varying in

𝑢̇ 𝑑′
0
comparison to the switching dynamics in the sense that [𝑢̇ 𝑞′ ] ≈ [0].
0
𝑢̇ 0′
Assumption 5: The reference voltage trajectory and its first and second derivatives with
̇ (𝑡), 𝑉𝑟𝑞
̈ (𝑡) ∈
respect to time in dq0-frame are bounded, 𝑉𝑟𝑑 (𝑡), 𝑉̇𝑟𝑑 (𝑡), 𝑉̈𝑟𝑑 (𝑡), 𝑉𝑟𝑞 (𝑡), 𝑉𝑟𝑞
ℒ∞ .
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If the reference frame is intended to be synchronized with the reference AC voltage
trajectory with amplitude of 𝑉𝑝𝑒𝑎𝑘 then 𝑉𝑟𝑑 = 𝑉𝑝𝑒𝑎𝑘 and 𝑉𝑟𝑞 = 0. Consequently, we have:
̇ (𝑡) = 𝑉𝑟𝑞
̈ (𝑡) = 0.
𝑉̇𝑟𝑑 (t) = 𝑉̈𝑟𝑑 (t) = 𝑉𝑟𝑞

5.2.1 Error System Development
In order to meet the desired voltage, tracking error signals 𝑒𝑑 (𝑡), 𝑒𝑞 (𝑡) ∈ ℝ are defined
as:
𝑒𝑑 ≜ 𝑉𝑟𝑑 − 𝑉𝑜𝑑
𝑒𝑞 ≜ 𝑉𝑟𝑞 − 𝑉𝑜𝑞 .

(5.8)
(5.9)

To proceed with the control development, we will define auxiliary error signals
𝜂𝑑 (𝑡), 𝜂𝑞 (𝑡) ∈ ℝ as:
𝜂𝑑 ≜ 𝐼𝑟𝑑 − 𝐼𝑓𝑑

(5.10)

𝜂𝑞 ≜ 𝐼𝑟𝑞 − 𝐼𝑓𝑞

(5.11)

where 𝐼𝑟𝑑 , 𝐼𝑟𝑞 ∈ ℝ are auxiliary control signals which will be designed subsequently.
Taking the derivative of (5.8) and substituting the values of 𝑉̇𝑜𝑑 and 𝐼𝑓𝑑 from (5.1) and
(5.10) the following open loop error equation is obtained:
𝐶𝑓 𝑒𝑑̇ = 𝐶𝑓 𝑉̇𝑟𝑑 − 𝐼𝑟𝑑 + 𝜂𝑑 − 𝜔𝐶𝑓 𝑉𝑜𝑞 + 𝐼𝑜𝑑 .

(5.12)

̇ from (5.2) we get:
Moreover , taking the derivative of (5.10) and substituting for 𝐼𝑓𝑑
(5.13)

̇ − (𝑢𝑑 + 𝑢𝑑′ )𝑉𝑑𝑐 − 𝜔𝐿𝑓 𝐼𝑓𝑞
𝐿𝑓 𝜂𝑑̇ = 𝐿𝑓 𝐼𝑟𝑑
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+𝑅𝑓 𝐼𝑓𝑑 + 𝑉𝑜𝑑 .
In the same manner, working with equations (5.9) and (5.11) we get:
̇ − 𝐼𝑟𝑞 + 𝜂𝑞 + 𝜔𝐶𝑓 𝑉𝑜𝑑 + 𝐼𝑜𝑞
𝐶𝑓 𝑒𝑞̇ = 𝐶𝑓 𝑉𝑟𝑞
̇ − (𝑢𝑞 + 𝑢𝑞′ )𝑉𝑑𝑐 + 𝜔𝐿𝑓 𝐼𝑓𝑑
𝐿𝑓 𝜂𝑞̇ = 𝐿𝑓 𝐼𝑟𝑞

(5.14)

(5.15)

+𝑅𝑓 𝐼𝑓𝑞 + 𝑉𝑜𝑞

5.2.2 Control Design
The control inputs will be designed based on the mathematical form of (5.12)-(5.15)
along with the subsequently presented stability analysis. The auxiliary control signals 𝐼𝑟𝑑
found in (5.12) is designed as follows:
𝐼𝑟𝑑 ≜ 𝐶𝑓 𝑉̇𝑟𝑑 − 𝜔𝐶𝑓 𝑉𝑜𝑞 + 𝐼𝑜𝑑 + 𝐾1𝑑 𝑒𝑑

(5.16)

where 𝐾1𝑑 ∈ ℝ+ is a positive control gain. The control law defined in (5.16) is substituted
into (5.12) so the following closed loop error system for 𝑒𝑑 (𝑡) is obtained.
𝐶𝑓 𝑒𝑑̇ = −𝐾1𝑑 𝑒𝑑 + 𝜂𝑑

(5.17)

Taking time derivative of (5.16) and substituting into (5.13) after some mathematical
simplifications results in:

̇ − 𝑢𝑑 𝑉𝑑𝑐 − (𝑢̂𝑑′ + 𝑢̃𝑑′ )𝑉𝑑𝑐
𝐿𝑓 𝜂̇ 𝑑 = 𝐹𝑑 + 𝐿𝑓 𝐼𝑜𝑑
where 𝐹𝑑 (𝑡) is an expression equal to:
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(5.18)

𝐹𝑑 ≜ 𝐿𝑓 𝐶𝑓 V̈𝑟𝑑 + 𝐿𝑓 𝐾1𝑑 𝑉̇𝑟𝑑 − 𝜔𝐿𝑓 𝐼𝑓𝑞 + 𝑅𝑓 𝐼𝑓𝑑 + 𝑉𝑜𝑑
−

𝐿𝑓 𝐾1𝑑
[𝐼𝑓𝑑 + 𝜔𝐶𝑓 𝑉𝑜𝑞 − 𝐼𝑜𝑑 ]
𝐶𝑓

(5.19)

−𝐿𝑓 𝜔(𝐼𝑓𝑞 − 𝜔𝐶𝑓 𝑉𝑜𝑑 − 𝐼𝑜𝑞 )
and 𝑢̂𝑑′ is the estimated disturbance with the following estimation error and update law:
𝑢̃𝑑′ ≜ 𝑢𝑑′ − 𝑢̂𝑑′

(5.20)

𝑢̂̇𝑑′ ≜ −𝐾4𝑑 𝜂𝑑 𝑉𝑑𝑐

(5.21)

where 𝐾4𝑑 ∈ ℝ+ is a positive gain. From (5.18) and motivated by the subsequent stability
analysis the duty ratio control signal, 𝑢𝑑 , is defined as :

𝑢𝑑 ≜

1
[𝐹𝑑 + 𝑒𝑑 + 𝐾2𝑑 𝜂𝑑 + 𝐾3𝑑 𝑠𝑔𝑛(𝜂𝑑 )] − 𝑢̂𝑑′
𝑉𝑑𝑐

(5.22)

where 𝑠𝑔𝑛(. ) is the sign function of the error 𝜂𝑑 ,and 𝐾2𝑑 , 𝐾3𝑑 ∈ ℝ+ are positive control
gains. Substituting (5.22) into (5.18) provides the following closed loop error system for
𝜂𝑑 (𝑡)
̇ − 𝑒𝑑 − 𝐾2𝑑 𝜂𝑑 − 𝐾3𝑑 𝑠𝑔𝑛(𝜂𝑑 ) − 𝑢̃𝑑′ 𝑉𝑑𝑐 .
𝐿𝑓 𝜂̇ 𝑑 = 𝐿𝑓 𝐼𝑜𝑑

(5.23)

Following the same procedure, we get the following equations for the 𝑞 axis. The auxiliary
control signals 𝐼𝑟𝑞 found in (5.14) is designed as follows:
̇ + 𝜔𝐶𝑓 𝑉𝑜𝑑 + 𝐼𝑜𝑞 + 𝐾1𝑞 𝑒𝑞
𝐼𝑟𝑞 ≜ 𝐶𝑓 𝑉𝑟𝑞
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(5.24)

where 𝐾1𝑞 ∈ ℝ+ is a positive control gain. Substituting the control law defined in (5.24)
into (5.14), we obtain the following closed loop error system for 𝑒𝑞 .
𝐶𝑓 𝑒𝑞̇ = −𝐾1𝑞 𝑒𝑞 + 𝜂𝑞

(5.25)

Substituting the time derivative of (5.24) into (5.15), after some mathematical
simplifications results in:
̇ − 𝑢𝑞 𝑉𝑑𝑐 − (𝑢̂𝑞′ + 𝑢̃𝑞′ )𝑉𝑑𝑐
𝐿𝑓 𝜂̇ 𝑞 = 𝐹𝑞 + 𝐿𝑓 𝐼𝑜𝑞

(5.26)

where 𝐹𝑞 (𝑡) is defined by:
̇ + 𝜔𝐿𝑓 𝐼𝑓𝑑 + 𝑅𝑓 𝐼𝑓𝑞 + 𝑉𝑜𝑞
𝐹𝑞 ≜ 𝐿𝑓 𝐶𝑓 V̈𝑟𝑞 + 𝐿𝑓 𝐾1𝑞 𝑉𝑟𝑞
−

𝐿𝑓 𝐾1𝑞
[𝐼𝑓𝑞 − 𝜔𝐶𝑓 𝑉𝑜𝑑 − 𝐼𝑜𝑞 ]
𝐶𝑓

(5.27)

+𝐿𝑓 𝜔(𝐼𝑓𝑑 + 𝜔𝐶𝑓 𝑉𝑜𝑞 − 𝐼𝑜𝑑 ).
The estimation error, 𝑢̃𝑞′ , and update law for the estimated disturbance, 𝑢̂𝑞′ , is defined as:
𝑢̃𝑞′ ≜ 𝑢𝑞′ − 𝑢̂𝑞′

(5.28)

𝑢̂̇𝑞′ ≜ −𝐾4𝑞 𝜂𝑞 𝑉𝑑𝑐

(5.29)

where 𝐾4𝑞 ∈ ℝ+ is a positive gain. The structure of (5.26) along with the subsequent
stability analysis motivate the duty ratio control signal, 𝑢𝑞 , to be defined as :

𝑢𝑞 ≜

1
[𝐹 + 𝑒𝑞 + 𝐾2𝑞 𝜂𝑞 + 𝐾3𝑞 𝑠𝑔𝑛(𝜂𝑞 )] − 𝑢̂𝑞′
𝑉𝑑𝑐 𝑞

(5.30)

where 𝐾2𝑞 , 𝐾3𝑞 ∈ ℝ+ are positive control gains. Eventually the closed loop error system for
𝜂𝑞 is obtained as follows.
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̇ − 𝑒𝑞 − 𝐾2𝑞 𝜂𝑞 − 𝐾3𝑞 𝑠𝑔𝑛(𝜂𝑞 ) − 𝑢̃𝑞′ 𝑉𝑑𝑐
𝐿𝑓 𝜂̇ 𝑞 = 𝐿𝑓 𝐼𝑜𝑞

(5.31)

5.2.3 Stability Analysis
Theorem 1: Using the closed loop error system equations found in (5.17), (5.23), (5.25)
and (5.31), respectivley the error signals defined in (5.8)-(5.11) are regulated as follows:
𝑒𝑑 (𝑡), 𝑒𝑞 (𝑡), 𝜂𝑑 (𝑡), 𝜂𝑞 (𝑡) → 0 𝑎𝑠 𝑡 → ∞
Proof: A non-negative Lyapunov function 𝑆(𝑡) ∈ ℝ is defined as follows.
1
1
1
1
𝑆 ≜ 𝐶𝑓 𝑒𝑑2 + 𝐶𝑓 𝑒𝑞2 + 𝐿𝑓 𝜂𝑑2 + 𝐿𝑓 𝜂𝑞2
2
2
2
2
1
1
2
2
+
𝑢̃𝑑′ +
𝑢̃𝑞′
2𝐾4𝑑
2𝐾4𝑞

(5.32)

Taking the derivative of (5.32) with respect to time and substituting the closed loop error
signals from (5.17), (5.23), (5.25) and (5.31) after some mathematical simplifications, the
expression (5.33) is obtained where (5.21) and (5.29) are also utilized.
𝑆̇ = −𝐾1𝑑 𝑒𝑑2 − 𝐾1𝑞 𝑒𝑞2 − 𝐾2𝑑 𝜂𝑑2 − 𝐾2𝑞 𝜂𝑞2
̇ − 𝐾3𝑑 |𝜂𝑑 |+𝜂𝑞 𝐿𝑓 𝐼𝑜𝑞
̇ − 𝐾3𝑞 |𝜂𝑞 |
+𝜂𝑑 𝐿𝑓 𝐼𝑜𝑑

(5.33)

The expression in (5.34) can be upper bounded as follows:
𝑆̇ ≤ −𝐾1𝑑 𝑒𝑑2 − 𝐾1𝑞 𝑒𝑞2 − 𝐾2𝑑 𝜂𝑑2 − 𝐾2𝑞 𝜂𝑞2
̇ | − 𝐾3𝑑 ) + |𝜂𝑞 |(𝐿𝑓 |𝐼𝑜𝑞
̇ | − 𝐾3𝑞 )
+|𝜂𝑑 |(𝐿𝑓 |𝐼𝑜𝑑
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(5.34)

Assuming that the control gains are selected as stated in (5.35) and (5.36), then (5.34) can
be further simplified as (5.37).
̇ |
𝐾3𝑑 ≥ 𝐿𝑓 |𝐼𝑜𝑑

(5.35)

̇ |
𝐾3𝑞 ≥ 𝐿𝑓 |𝐼𝑜𝑞

(5.36)

𝑆̇ ≤ −𝐾1𝑑 𝑒𝑑2 − 𝐾1𝑞 𝑒𝑞2 − 𝐾2𝑑 𝜂𝑑2 − 𝐾2𝑞 𝜂𝑞2

(5.37)

From (5.32) and (5.37) it is clear that 𝑒𝑑 , 𝑒𝑞 , 𝜂𝑑 , 𝜂𝑞 ∈ ℒ∞ ∩ ℒ2 and 𝑢̃𝑑′ , 𝑢̃𝑞′ ∈ ℒ∞ . From
(5.8), (5.9) and the fact that 𝑉𝑟𝑑 , 𝑉𝑟𝑞 ∈ ℒ∞ , therefore 𝑉𝑜𝑑 , 𝑉𝑜𝑞 ∈ ℒ∞ . From (5.16), (5.24)
along with Assumption 3 and 5 it is clear that 𝐼𝑟𝑑 , 𝐼𝑟𝑞 ∈ ℒ∞ , so from (5.10), (5.11) we can
deduce that 𝐼𝑓𝑑 , 𝐼𝑓𝑞 ∈ ℒ∞ . From (5.17), (5.25) and 𝑒𝑑 , 𝑒𝑞 , 𝜂𝑑 , 𝜂𝑞 ∈ ℒ∞ it is clear that
𝑒𝑑̇ , 𝑒𝑞̇ ∈ ℒ∞ . Since 𝑢̃𝑑′ , 𝑢̃𝑞′ ∈ ℒ∞ and considering Assumption 4, from (5.20), (5.28) we can
deduce that 𝑢̂𝑑′ , 𝑢̂𝑞′ ∈ ℒ∞ . From (5.22), (5.30) we can see that all the signals contributed in
the definition of 𝑢𝑑 , 𝑢𝑞 are bounded, therefore 𝑢𝑑 , 𝑢𝑞 ∈ ℒ∞ . Considering Assumption 3
and 5, from (5.23), (5.31) we can deduce that 𝜂̇ 𝑑 , 𝜂̇ 𝑞 ∈ ℒ∞ . Hence it is clear that all signals
in the closed loop are bounded. Since 𝑒𝑑 , 𝑒𝑞 , 𝜂𝑑 , 𝜂𝑞 ∈ ℒ∞ ∩ ℒ2 and 𝑒𝑑̇ , 𝑒𝑞̇ , 𝜂̇ 𝑑 , 𝜂̇ 𝑞 ∈ ℒ∞
Barbalat’s

Lemma

[13]

can

be

utilized

to

prove

that

𝑒𝑑 (𝑡), 𝑒𝑞 (𝑡), 𝜂𝑑 (𝑡), 𝜂𝑞 (𝑡) → 0 as 𝑡 → ∞. Thus completing the proof of the theorem.

5.2.4 Variable Gain Control
As it can be seen in (5.22) and (5.30), a sliding technique comprising the sign of errors
multiplied with a constant gain, 𝐾3𝑑 𝑠𝑔𝑛(𝜂𝑑 ) and 𝐾3𝑞 𝑠𝑔𝑛(𝜂𝑞 ), are used to compensate for
the uncertainty presented by derivative of the output current appeared in (5.23) and (5.31).
While the stability of the system necessitates a large value for the gains, (5.22) and (5.30)
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show a large value of 𝐾3𝑑 and 𝐾3𝑞 generates a very harsh command. To alleviate this issue,
a variable gain controller is proposed as follows:

𝐾3𝑥 = {

𝑘3𝑥
𝛼𝑘3𝑥

𝐼𝑓 |𝑒𝑥 (𝑡)| > 𝑒𝑡ℎ
𝐼𝑓 |𝑒𝑥 (𝑡)| ≤ 𝑒𝑡ℎ

(5.38)

where 𝑥 ∈ {𝑑, 𝑞, 0} can be any axis in 𝑑𝑞0-frame, 𝑘3𝑥 is a positive gain and 𝛼 ≪ 1 is a
reduction factor. As can be inferred from (5.38), at the transient time or at the moment that
the system experiences a sudden change in the system load which increases the system
error above a predefined threshold, 𝑒𝑡ℎ , a higher gain, 𝑘3𝑥 is used to keep the system stable.
Meanwhile in the steady state operation of the system this gain is reduced by factor of 𝛼 to
alleviate the generation of the hard command.

5.3 Output Current Observer
To eliminate the need for a costly current sensor to measure the output current, an
observer is developed in this subsection. In the observer developed in this section the
derivative of the observed current is calculated as part of update law, which can be used to
compensate for the numerical derivative of the output current in the associate control
development. This fact can resolve the problem of hard command arose from sliding
control presented in previous section.
A simple observation of the load current can be calculated from (5.1), and (5.3)
through inductor current and output voltage measurement. However, the required
numerical derivative would make such an observation very sensitive to noise. In a PWMVSI the switching and sampling frequency are typically orders of magnitude higher than
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the fundamental frequency. Therefore, in comparison with the sampling and switching
frequencies, the current is changing very slowly, so that it can be approximated as a
constant [14].
̇ =0
𝐿𝑓 𝐼𝑜𝑑

(5.39)

̇ =0
𝐿𝑓 𝐼𝑜𝑞

(5.40)

The following observer errors can be used to evaluate the observer performance.
𝐼̃𝑜𝑑 = 𝐼𝑜𝑑 − 𝐼̂𝑜𝑑

(5.41)

𝐼̃𝑜𝑞 = 𝐼𝑜𝑞 − 𝐼̂𝑜𝑞

(5.42)

With the assumptions presented in (5.39) and (5.40) we have:
̇ (𝑡) = −𝐼̃̇
𝐼̂𝑜𝑑
𝑜𝑑

(5.43)

̇ (𝑡) = −𝐼̃̇
𝐼̂𝑜𝑞
𝑜𝑞

(5.44)

Following the same procedure as previous section and substituting 𝐼𝑜𝑑 and 𝐼𝑜𝑞 from (5.41)
and (5.42) respectively, an open loop error system is developed as follows
𝐶𝑓 𝑒𝑑̇ = 𝐶𝑓 𝑉̇𝑟𝑑 − 𝐼𝑟𝑑 + 𝜂𝑑 − 𝜔𝐶𝑓 𝑉𝑜𝑞 + 𝐼̂𝑜𝑑 + 𝐼̃𝑜𝑑 .
̇ − (𝑢𝑑 + 𝑢𝑑′ )𝑉𝑑𝑐 − 𝜔𝐿𝑓 𝐼𝑓𝑞
𝐿𝑓 𝜂𝑑̇ = 𝐿𝑓 𝐼𝑟𝑑

(5.45)

(5.46)

+𝑅𝑓 𝐼𝑓𝑑 + 𝑉𝑜𝑑 .
̇ − 𝐼𝑟𝑞 + 𝜂𝑞 + 𝜔𝐶𝑓 𝑉𝑜𝑑 + 𝐼̂𝑜𝑞 + 𝐼̃𝑜𝑞
𝐶𝑓 𝑒𝑞̇ = 𝐶𝑓 𝑉𝑟𝑞
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(5.47)

̇ − (𝑢𝑞 + 𝑢𝑞′ )𝑉𝑑𝑐 + 𝜔𝐿𝑓 𝐼𝑓𝑑
𝐿𝑓 𝜂𝑞̇ = 𝐿𝑓 𝐼𝑟𝑞

(5.48)

+𝑅𝑓 𝐼𝑓𝑞 + 𝑉𝑜𝑞
In the same manner, the auxiliary control signals, 𝐼𝑟𝑑 and 𝐼𝑟𝑞 , and the duty ratio control
signal, 𝑢𝑑 and 𝑢𝑞 , are designed as follows:
𝐼𝑟𝑑 ≜ 𝐶𝑓 𝑉̇𝑟𝑑 − 𝜔𝐶𝑓 𝑉𝑜𝑞 + 𝐼̂𝑜𝑑 + 𝐾1𝑑 𝑒𝑑

(5.49)

̇ + 𝜔𝐶𝑓 𝑉𝑜𝑑 + 𝐼̂𝑜𝑞 + 𝐾1𝑞 𝑒𝑞
𝐼𝑟𝑞 ≜ 𝐶𝑓 𝑉𝑟𝑞

(5.50)

𝑢𝑑 ≜

1
[𝐹 + 𝑒𝑑 + 𝐾2𝑑 𝜂𝑑 ] − 𝑢̂𝑑′
𝑉𝑑𝑐 𝑑

(5.51)

𝑢𝑞 ≜

1
[𝐹 + 𝑒𝑞 + 𝐾2𝑞 𝜂𝑞 ] − 𝑢̂𝑞′
𝑉𝑑𝑐 𝑞

(5.52)

where 𝐹𝑑 (𝑡) and 𝐹𝑞 (𝑡) are expressions equal to:
𝐹𝑑 ≜ 𝐿𝑓 𝐶𝑓 V̈𝑟𝑑 + 𝐿𝑓 𝐾1𝑑 𝑉̇𝑟𝑑 − 𝜔𝐿𝑓 𝐼𝑓𝑞 + 𝑅𝑓 𝐼𝑓𝑑 + 𝑉𝑜𝑑
−

𝐿𝑓 𝐾1𝑑
[𝐼𝑓𝑑 + 𝜔𝐶𝑓 𝑉𝑜𝑞 − 𝐼̂𝑜𝑑 ]
𝐶𝑓

(5.53)

̇
−𝐿𝑓 𝜔(𝐼𝑓𝑞 − 𝜔𝐶𝑓 𝑉𝑜𝑑 − 𝐼̂𝑜𝑞 )+ 𝐿𝑓 𝐼̂𝑜𝑑
̇ + 𝜔𝐿𝑓 𝐼𝑓𝑑 + 𝑅𝑓 𝐼𝑓𝑞 + 𝑉𝑜𝑞
𝐹𝑞 ≜ 𝐿𝑓 𝐶𝑓 V̈𝑟𝑞 + 𝐿𝑓 𝐾1𝑞 𝑉𝑟𝑞
−

𝐿𝑓 𝐾1𝑞
[𝐼𝑓𝑞 − 𝜔𝐶𝑓 𝑉𝑜𝑑 − 𝐼̂𝑜𝑞 ]
𝐶𝑓

(5.54)

̇ .
+𝐿𝑓 𝜔(𝐼𝑓𝑑 + 𝜔𝐶𝑓 𝑉𝑜𝑞 − 𝐼̂𝑜𝑑 ) + 𝐿𝑓 𝐼̂𝑜𝑞
Substituting (5.49)-(5.52) in open loop errors, (5.45)-(5.48), results in the following close
loop error system.
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(5.55)

𝐶𝑓 𝑒𝑑̇ = −𝐾1𝑑 𝑒𝑑 + 𝜂𝑑 + 𝐼̃𝑜𝑑

𝐿𝑓 𝜂̇ 𝑑 = −𝑒𝑑 − 𝐾2𝑑 𝜂𝑑 − 𝑢̃𝑑′ 𝑉𝑑𝑐 +

𝐿𝑓 𝐾1𝑑 𝐼̃𝑜𝑑
𝐶𝑓

(5.56)

(5.57)

𝐶𝑓 𝑒𝑞̇ = −𝐾1𝑞 𝑒𝑞 + 𝜂𝑞 + 𝐼̃𝑜𝑞

𝐿𝑓 𝜂̇ 𝑞 = −𝑒𝑞 − 𝐾2𝑞 𝜂𝑞 − 𝑢̃𝑞′ 𝑉𝑑𝑐 +

𝐿𝑓 𝐾1𝑞 𝐼̃𝑜𝑞
𝐶𝑓

(5.58)

Motivated by subsequent stability analysis the update law for the unknown load current is
defined as:
̇ ≜ 𝐾 (𝑒 + 𝐿𝑓 𝐾1𝑑 𝜂 )
𝐼̂𝑜𝑑
5𝑑 𝑑
𝑑
𝐶

(5.59)

𝑓

̇ ≜ 𝐾 (𝑒 + 𝐿𝑓 𝐾1𝑞 𝜂 ).
𝐼̂𝑜𝑞
5𝑞
𝑞
𝐶𝑓 𝑞

(5.60)

And consequently:
𝐿 𝐾
𝑡
𝐼̂𝑜𝑑 = ∫𝑡 𝐾5𝑑 (𝑒𝑑 (𝜏) + 𝑓𝐶 1𝑑 𝜂𝑑 (𝜏)) 𝑑𝜏+𝐼̂𝑜𝑑 (𝑡0 )

(5.61)

𝐿 𝐾
𝑡
𝐼̂𝑜𝑞 = ∫𝑡 𝐾5𝑞 (𝑒𝑞 (𝜏) + 𝑓𝐶 1𝑑 𝜂𝑞 (𝜏)) 𝑑𝜏+𝐼̂𝑜𝑞 (𝑡0)

(5.62)

0

0

𝑓

𝑓

where 𝐾5𝑑 and 𝐾5𝑑 are positive gains.

5.3.1 Stability Analysis
Theorem 2: Using the closed loop error system equations found in (5.55)-(5.58) the
error signals defined in (5.8)-(5.11) are regulated as follows:
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𝑒𝑑 (𝑡), 𝑒𝑞 (𝑡), 𝜂𝑑 (𝑡), 𝜂𝑞 (𝑡) → 0 𝑎𝑠 𝑡 → ∞
Proof: A non-negative Lyapunov function 𝑆(𝑡) ∈ ℝ is defined as follows.
1
1
1
1
𝑆 ≜ 𝐶𝑓 𝑒𝑑2 + 𝐶𝑓 𝑒𝑞2 + 𝐿𝑓 𝜂𝑑2 + 𝐿𝑓 𝜂𝑞2
2
2
2
2
+

1
1
2
2
𝑢̃𝑑′ +
𝑢̃𝑑′
2𝐾4𝑑
2𝐾4𝑞

(5.63)

1
1
2
2
+ 𝐾5−1 𝐼̃𝑜𝑑
+ 𝐾5−1 𝐼̃𝑜𝑑
2
2
Taking the derivative of (5.63) with respect to time and substituting the closed loop error
signals from (5.55)-(5.58) after some mathematical simplifications, the expression (5.64)
is obtained where (5.21), (5.29), (5.59) and (5.60) are also utilized.
𝑆̇ = −𝐾1𝑑 𝑒𝑑2 − 𝐾1𝑞 𝑒𝑞2 − 𝐾2𝑑 𝜂𝑑2 − 𝐾2𝑞 𝜂𝑞2

(5.64)

From the structure of (5.63) and (5.64) in the same maner as presented in previous section,
it can be proved that all signals are bounded and
𝑒𝑑 (𝑡), 𝑒𝑞 (𝑡), 𝜂𝑑 (𝑡), 𝜂𝑞 (𝑡) → 0 𝑎𝑠 𝑡 → ∞.

5.4 Transition from Standalone to Grid-Tie
For a seamless transition from standalone to grid-tie, the magnitude of the inverter
output voltage should match that of the grid voltage and the inverter need to be
synchronized with the grid as well. Since the voltage amplitude, 𝑉𝑝𝑒𝑎𝑘 , in 𝑎𝑏𝑐-frame is
equal to the voltage on 𝑑-axis of the 𝑑𝑞0-frame, so the inverter voltage amplitude can
simply be adjusted by setting 𝑉𝑟𝑑 = 𝑉𝑝𝑒𝑎𝑘 . A proper change of 𝑉𝑟𝑑 is through a
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differentiable function which does not violate Assumption 5. Although the step change of
𝑉𝑟𝑑 violates Assumption 5, the effect of this momentary violation will be diminished after
the step time depending on the transient response of the controller.
For the synchronization, the frequency and phase of the inverter output voltage should
match those of the grid. To this end, the reference angle for the Park’s transformation and
inverse Park’s transformation, 𝜃, should be synchronized with the recovered phase of a
PLL locked on the grid voltage. Fig. 5.3 shows the block diagram of a circuit that can be
used for reference angle generation. In this figure 𝑓𝑟 is the reference frequency. For the
frequency adjustment 𝑓𝑟 can be selected to match the grid frequency measured by the PLL.
For the phase adjustment, a rectangular signal with area of integration equal to the phase
difference between the grid voltage and the inverter voltage can be applied to the phase
adjustment input of the circuit. For example, if the grid voltage leads the inverter voltage
∆𝜑 [rad/s], then a rectangular signal with amplitude of 𝐴 and duration of ∆𝑡[s] which are
related to ∆𝜑 with the following equation can be used to adjust the inverter phase during
∆𝑡 second. Fig. 5.4 shows the overall system block diagram.
𝐴∆𝑡 = ∆𝜑

Fig. 5.3 Reference angle generator.

74

(5.65)

Grid

Circuit
Breaker/
Reclosor

Grid-Tie Connection Command

PCC
3 Phase Load

3 Phase Inverter

If(abc)

u(abc)

Inverse Park’s
Transformation

u(dq0)
C

Backstepping
Controller

B

Vo(abc)
Io(abc)

Reference angle generator

ω/

If(dq0)
Io(dq0)
Vo(dq0)

fg/

Park’s
Transformation

g

PLL

Fig. 5.4 Overall system block diagram.

5.5 Simulation Result
To validate the control design a numerical simulation was performed. The PLECS
toolbox is used with Matlab/Simulink to model the instantaneous circuit dynamics of the
inverter and the control schemes. The parameters used for the inverter circuit and the
control scheme are summarized in Table 5.1. The performance of the proposed control
scheme is evaluated under various scenarios including, unbalanced load, nonlinear load
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and transition from standalone to grid-tie. The simulation results are presented for a 3-wire
delta connected load. With inherent neutral point of the 3L3L inverter as shown in Fig. 5.1,
the feasibility to control a 4-wire wye connected load is obvious.
Table 5.1 System Parameters for 3-Phase Inverter
Value

Units

Gain

Value

𝐿𝑓

300

µH

𝐾1d

10

𝐶𝑓

330

µF

𝐾2d

10

𝑅𝑓

0.4

Ω

𝑘3d

1000

𝑓𝑠𝑤

60

kHz

𝐾4d

1

𝑓𝑟

60

Hz

𝐾5d

100

𝑉𝐷𝐶 = 2 ∗ 𝑉𝑑𝑐

2*270

V

𝐾1q

10

𝑉𝑜

120

V (rms)

𝐾2q

1

𝑃1

12

kW

𝑘3q

1000

𝑄1

6

kVar

𝐾4q

1

𝑃2

2

kW

𝐾5q

100

𝛼

0.03

Load 2

Load 1

Inverter

Parameter

Crest Factor

𝑒𝑡ℎ

2:1

3

V

5.5.1 Unbalanced Load
The inverter is initially feeding a balanced delta type inductive load, Load1. This load
becomes unbalanced by decreasing the load impedance connected to the phase 𝑎 and 𝑏 by
half at t= 0.08[s]. Fig. 5.5 shows the inverter performance under balanced and unbalanced
load in both 𝑎𝑏𝑐 and 𝑑𝑞0 frames. As it can be seen in this figure the imbalance between
the load current of different phases manifests as mixed (AC+DC) signals in the 𝑑𝑞0-frame
representation of the output current. The controller tracking performance is demonstrated
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in Fig. 5.6 in terms of output voltage and inductor current tracking errors. The signals in
this figure are zoomed to show both transient and steady state error. From these figures it
is clear that the closed loop controlled inverter works well within the desired parameters
under both balanced and unbalanced load, achieving a pure sinusoidal output voltage.

Fig. 5.5 Inverter performance under balanced/unbalanced load.

Fig. 5.6 Tracking error under balanced/unbalanced load.
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5.5.2 Nonlinear Load
The nonlinear load, Load2, is a rectifier with output capacitor and a resistive load. To
evaluate the system performance under nonlinear load, Load2 is switched into the circuit
at t=0.08[s] while the system was initially feeding Load1.
The inverter performance under nonlinear load in both 𝑎𝑏𝑐 and 𝑑𝑞0 frames is shown
in Fig. 5.7. This figure shows that the nonlinearity of the load current results in adding
nonlinear waveform to the dc signal representing the output current in 𝑑𝑞0-frame. Fig. 5.8
demonstrates the tracking performance in terms of output voltage and inductor current
tracking errors. In Assumption 3, it is assumed that the output current is
̇ (𝑡), 𝐼𝑜𝑞
̇ (𝑡) ∈ ℒ∞ . However, in the case of momentary violation of this
continuous, 𝐼𝑜𝑑
assumption during step changes in the load the controllers still perform acceptably. The
system behavior for the load changes can be seen at t=0.08[s]. Addition of a nonlinear
rectifier load with output capacitor initial voltage equal to zero results in a discontinuity in
output current and consequently violates Assumption 3 and gain conditions (5.35) and
(5.36). Although this violation causes a deviation in the error signals, the fast dynamic
response of the controller compensates for this deviation and the controller error signals
converge very quickly. From these figures it is clear that the closed loop controlled inverter
works well within the desired parameters under nonlinear load, achieving a pure sinusoidal
output voltage. Table 5.2 gives the individual voltage distortion for the first five harmonics
of the inverter output voltage. As it can be seen, the individual voltage distortion is less
than 0.03% which meets the harmonic limits of the IEEE 519 (< 3%) and EN 50160(<
0.5%). The total harmonic distortion of output voltage is 0.17 % which fulfills total voltage
distortion limits of IEEE 519 (THD < 5%) and EN 50160 (THD < 8 %).
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Fig. 5.7 Inverter performance under nonlinear load.

Fig. 5.8 Tracking error under nonlinear load.

Table 5.2 Harmonic Distortions
Distortion
𝒏
2
3
4
5
THD

Unbalanced
Load
0.03%
4.2×10−3 %
0.03%
3.2×10−3 %
0.17%
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Nonlinear
Load
0.02%
3.4×10−3 %
0.03%
0.02%
0.17%

5.5.3 Transition from Standalone to Grid-tie
For a seamless transition from standalone to grid-tie, the amplitude, frequency and
phase of the inverter should be changed to match those of the grid. Although all of these
changes can be accomplished simultaneously, in the simulation each of them is performed
in a specific time to evaluate the performance of the controller in response to each change.
Fig. 5.9 shows the line-to-line voltage of grid and inverter in transition from standalone to
grid-tie. At t=0.05 [s], the desired amplitude of the inverter phase voltage, 𝑉𝑟𝑑 , changes
from 120√2 to 115√2. As it was pointed out in previous section, this step change of
𝑉𝑟𝑑 violates Assumption 5. Although this violation causes a deviation in the error signals,
as shown in Fig. 5.11 the fast dynamic response of the controller compensates for this
deviation and the controller error signals converge very quickly.
At t=0.06 [s], the reference frequency of the inverter changes from 60 [Hz] to 60.5
[Hz] with a ramp function with the slope of 100 [Hz/s] to match the grid frequency
measured by a PLL. At t=0.07[s] the grid and inverter output voltage are 180° out of phase.
The phase adjustment is made by applying a rectangular waveform from t=0.7 [s] to t=0.9
[s] with ∆𝑡 = 0.02[s] and 𝐴 = 𝜋/0.02 [rad/s] to the Phase adjustment input of circuit
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Fig. 5.9 Line-to-line voltage of inverter and grid in transition from standalone to grid-tie.

Fig. 5.10 Inverter performance in transition from standalone to grid-tie.
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Fig. 5.11 Tracking error in transition from standalone to grid-tie.

demonstrated in Fig. 5.3. As it can be seen in Fig. 5.11, these frequency and phase
adjustments do not affect the controller performance in terms of tracking error. At t=0.1[s]
a circuit breaker/recloser connects the inverter to the grid. As it can be inferred from Fig.
5.10 and 5.11 this transition is seamless without any discontinuities in the output voltage
and current.

5.5.4 Output Current Observer
Fig. 5.12 and 5.14 show the performance of the inverter with backstepping controller
and output current observer under unbalanced and nonlinear loads, respectively. The
controller tracking performance is demonstrated in Fig. 5.13 and 5.15 in terms of output
voltage and inductor current tracking errors. Again, in the case of sudden load change, see
Fig. 5.14 and 5.15, a deviation in the error signals arises which will be compensated with
fast dynamic response of the controller.
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Comparing the duty ratio control command signals for the backstepping controller
combined with a load-current observer depicted in Fig. 5.12 and 5.14, with those of the
backstepping controller combined with sliding technique, depicted in Fig. 5.5 and 5.7, it
can be seen that the former has a less harsh control command at the cost of greater steady
state errors (Compare Fig. 5.6 and 5.8 with Fig. 5.13 and 5.15, respectively).

Fig. 5.12 Inverter performance with load-current observer under balanced/unbalanced load.
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Fig. 5.13 Tracking error with load-current observer under balanced/unbalanced load.

Fig. 5.14 Inverter performance with load-current observer under nonlinear load.
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Fig. 5.15 Tracking error with load-current observer under nonlinear load.

5.6 Summary
In this chapter a backstepping control scheme was developed for a 3-phase 4-wire
diode clamped inverter with output LC filter sourcing a variety of load including balanced,
unbalanced, linear and nonlinear loads. The proposed controller is developed in 𝑑𝑞0-frame
with a feasible dc trajectory for the output signal. Also development of the controller in
this frame results in a scheme for seamless transition from standalone to grid-tie mode. The
system behavior was enhanced with using variable gain technique and combining the
proposed controller with a load-current observer. The system performance is evaluated in
terms of tracking performance, stability, system dynamics, and THD and validated via
simulation and analysis. All these analysis and simulations have demonstrated the
effectiveness of the proposed control solution. Using a simple LC output filter the output
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voltage THD was limited within 0.17% which fulfills IEEE 519 and EN 50160 for US and
European power systems, respectively.
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CHAPTER 6
A BACKSTEPPING CONTROLLER COMBINED WITH
INDUCTOR CURRENT AND OUTPUT CURRENT
OBSERVERS
In this chapter, a backstepping controller combined with two novel current observers is
proposed for the control of a single-phase H-Bridge inverter [65]. As it was mentioned
earlier in the Introduction section this control law is applicable for any converter/inverter
in the class of buck-type converters. The control laws of the proposed backstepping and
sliding mode controllers in [38] depend on the numerical derivative of the output current
which increase the level of the noise in the system. In [57] and Chapter 3 a backstepping
controller is proposed for the control of H-Bridge inverter with a nonlinear load with a very
good tracking performance demonstrated. In the control schemes presented in [38] and
[57], two sensors are used to measure output voltage and current in addition to another
current sensor for the inductor current. In practice this inductor current measurement has
a significant amount of ripple resulting from PWM switching.

This ripple is then

propagated into the control algorithm adding disturbance to the system.
In this chapter a backstepping controller combined with two novel nonlinear observers
are presented to eliminate the need for costly current sensors to measure the inductor
current and the output current. Furthermore, because this observed inductor current is based
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off of the cycle average model of the VSI the aforementioned ripple is not present in the
signal. Also, in the proceeding output current observer development an observation for the
derivative of output current is achieved which eliminates the need for a noise-sensitive
numerical derivative such as that utilized in [38]. The elimination of the sensors along with
the elimination of current ripple and noise provides an advantage over previous methods.
A Lyapunov stability analysis is presented which proves that the voltage tracking objective
is achieved by the controller with all signals remaining bounded. Simulation results further
validate this approach by demonstrating sinusoidal output voltage tracking even under a
highly distorting nonlinear load.

6.1 System Model
An H-Bridge inverter with a simple 𝐿𝐶 output filter as seen in Fig. 6. 1 is used for DC
to AC power conversion. Applying the state averaging method, and unipolar PWM
switching scheme the average model for an H-Bridge inverter can be written as follows
[47]:
𝐿𝐼𝐿̇ = 𝑉𝑖𝑛 𝐷 − 𝑅𝐼𝐿 − 𝑉𝑜

(6.2)

𝐶𝑉𝑜̇ = 𝐼𝐿 − 𝐼𝑜

(6.2)

where 𝐿, 𝐶, 𝑅 are the inductance, capacitance and series resistance of the inductance,
respectively. 𝑉𝑖𝑛 is the input supply voltage, 𝐷(𝑡) is the PWM duty ratio and 𝐼𝐿 (𝑡) is the
inductor current. 𝑉𝑜 (𝑡), and 𝐼𝑜 (𝑡) are the output voltage and output current, respectively.
The objective of the control scheme is to design 𝐷(𝑡) such that 𝑉𝑜 (𝑡) → 𝑉𝑑 (𝑡) as 𝑡 → ∞,
where 𝑉𝑑 (𝑡) is the sinusoidal output voltage trajectory defined by desired amplitude,
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frequency and phase. To facilitate the control development, the following assumptions are
made.
Assumption 1: 𝐿, 𝐶, 𝑅, 𝑉𝑖𝑛 are known, constant system parameters.
Assumption 2: The output voltage, 𝑉𝑜 (𝑡), is measurable.
Assumption 3: The load current is bounded, i.e. 𝐼𝑜 𝜖ℒ∞ .
Assumption 4: The desired voltage trajectory and its first and second time derivatives
are bounded, i.e. 𝑉𝑑 (𝑡), 𝑉̇𝑑 (𝑡), 𝑉̈𝑑 (𝑡) ∈ ℒ∞ .

Fig. 6.1 H-Bridge inverter with output LC filter.

6.2 Control System Development
The designed control solution should be able to meet the previously defined control
objective in the absence of inductor and output current measurements. To facilitate the
controller and observers development and characterize their performance, the tracking
errors signals e(t), η̂(t) and observation error signals , ̃IL , ̃Io are defined as follows:
𝑒 ≜ 𝑉𝑑 − 𝑉𝑜

(6.3)

𝜂̂ ≜ 𝐼𝑑 − 𝐼̂𝐿

(6.4)

𝐼̃𝐿 ≜ 𝐼̂𝐿 − 𝐼𝐿

(6.5)
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𝐼̃𝑜 = 𝐼𝑜 − 𝐼̂𝑜

(6.6)

where Id (t) is an auxiliary control trajectory for the observed inductor current which will
be defined in the proceeding controller development , ÎL (t) and Îo (t) are the observed
inductor and output current, respectively.
In a switched-mode converter some level of ripple is always present in the inductance
current, IL (t) as a result of switching. Due to this ripple, the measurement of inductor
current is always noisy and introduces a high level of disturbance to the control system,
which is typically designed based on a cycle average model. In this work an observer for
IL (t) denoted as ÎL (t) is developed to replace the measured inductor current in the
subsequent closed loop controller development.
Taking the derivative of both sides of (6.5) and utilizing (6.1) gives the following:
𝐿𝐼̃𝐿̇ = 𝐿𝐼̂𝐿̇ − 𝑉𝑖𝑛 𝐷 + 𝑅𝐼𝐿 + 𝑉𝑜 .

(6.7)

The subsequent stability analysis and structure of (6.7) motivate the design of the inductor
current observer as follows
1
𝐾1 𝐿
𝐼̂𝐿̇ ≜ [𝑉𝑖𝑛 𝐷 − 𝑅𝐼̂𝐿 − 𝑉𝑜 −
𝜂̂ − 𝑒]
𝐿
𝐶

(6.8)

where K1 is a positive control gain. Substituting Î̇L from (6.8) into (6.7) results in the
following equation for the observer error system.
𝐾1 𝐿
𝐿𝐼̃𝐿̇ ≜ −𝑅𝐼̃𝐿 −
𝜂̂ − 𝑒.
𝐶
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(6.9)

Substituting the system dynamics equations from (6.1) and (6.2) into the time derivative of
(6.3) and (6.4) the following equations can be obtained for the open loop error system
where (6.4), (6.5) and (6.8) are also utilized:
(6.10)

𝐶𝑒̇ = 𝐶𝑉̇𝑑 − 𝐼𝑑 + 𝜂̂ + 𝐼̃𝐿 + 𝐼𝑜
𝐿𝜂̂̇ = 𝐿𝐼𝑑̇ − 𝑉𝑖𝑛 𝐷 + 𝑅𝐼̂𝐿 + 𝑉𝑜 +

𝐾1 𝐿

𝐶

𝜂̂ + 𝑒.

(6.11)

The mathematical form of (6.10) and subsequently presented stability analysis motivates
the following inductor current trajectory:
𝐼𝑑 = 𝐶𝑉̇𝑑 + 𝐾1 𝑒 + 𝐼𝑜 .

(6.12)

Examining the form of (6.11) we see that reduction of the error equation to a desirable
closed loop form requires compensation of the term İd (t). Taking the time derivative of
(6.12), we will see that İd (t) includes the term İo (t). While a numerical derivative of the
output current İo (t) is possible to calculate, taking the derivative of a noisy current
measurement is not a practical solution. An alternative method is to replace this
measurement and numerical derivative with an output current observer which includes a
derivative update law. In a PWM-VSI the switching and sampling frequency are typically
orders of magnitude higher than the fundamental frequency. Therefore, in comparison with
the sampling and switching frequencies, the current is changing very slowly, so that it can
be approximated as a constant [66]. With this assumption from (6.6) we have:
𝐼̃𝑜̇ = −𝐼̂𝑜̇ (𝑡).
Substituting for Io (t)from (6.6), we can rewrite (6.10) and modify (6.12) as:
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(6.13)

𝐶𝑒̇ = 𝐶𝑉̇𝑑 − 𝐼𝑑 + 𝜂̂ + 𝐼̃𝐿 + 𝐼̂𝑜 + 𝐼̃𝑜
𝐼𝑑 ≜ 𝐶𝑉̇𝑑 + 𝐾1 𝑒 + 𝐼̂𝑜 .

(6.14)
(6.15)

Motivated by the subsequent stability analysis the duty ratio control signal, D(t), is defined
as :

𝐷=

1
𝐾1 𝐿
[𝑤 + 2𝑒 + (𝐾2 +
)𝜂̂ ]
𝑉𝑖𝑛
𝐶

(6.16)

where 𝑠𝑔𝑛(. ) is the signum function, 𝐾2 is a positive control gains, and
𝑤 ≜ 𝐿𝐶𝑉̈𝑑 + 𝐿𝐾1 𝑉̇𝑑 −

𝐾1 𝐿
𝐼̂ + 𝑅𝐼̂𝐿 + 𝑉𝑜 + 𝐿 𝐼̂𝑜̇ .
𝐶 𝐿

(6.17)

Substituting (6.15)-(6.17) into the open loop error systems defined in (6.11) and (6.14)
results in the following closed loop error system equations

𝐶𝑒̇ = −𝐾1 𝑒 + 𝜂̂ + 𝐼̃𝐿 + 𝐼̃𝑜

(6.18)

(6.19)
𝐾1 𝐿
𝐾1 𝐿
𝐼̃𝐿 +
𝐼̃𝑜 − 𝐾2 𝜂̂ − 𝑒.
𝐶
𝐶
The form of (6.18) and (6.19) and the subsequent stability analysis motivate the
𝐿𝜂̂̇ =

following update law for the output current observer
𝐿𝐾
𝐼̂𝑜̇ ≜ 𝐾3 (𝑒 + 𝐶 1 𝜂̂ )

(6.20)

where 𝐾3 is a positive control gain.

6.2.1 Stability Analysis
Theorem 1: Using the closed loop error system equations found in (6.18), (6.19) and
the observer error equation found in (6.9), the error signals defined in (6.3)-(6.5) are
regulated as
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𝑒(𝑡), 𝜂̂ (𝑡), 𝐼̃𝐿 (𝑡) → 0 as 𝑡 → ∞.
Proof: A non-negative scalar function 𝑆(𝑡) is defined in (6.21).
1
1
1
1
𝑆 ≜ 𝐶𝑒 2 + 𝐿𝜂̂ 2 + 𝐿𝐼̃𝐿2 + 𝐾3−1 𝐼̃𝑜2
2
2
2
2

(6.21)

Taking the derivative of (6.21) with respect to time and substituting the error signals from
(6.9), (6.13), (6.18) and (6.19), after some mathematical simplifications, the expression in
(6.22) is obtained where (6.20) is also utilized.
𝑆̇ = −𝐾1 𝑒 2 − 𝐾2 𝜂̂ 2 − 𝑅𝐼̃𝐿2

(6.22)

From (6.21) and (6.22) it is clear that 𝑒(𝑡), 𝜂̂ (𝑡), 𝐼̃𝐿 (𝑡) ∈ ℒ2 ∩ ℒ∞ and 𝐼̃𝑜 ∈ ℒ∞ . From (6.3)
and the fact that 𝑉𝑑 (𝑡) ∈ ℒ∞ , therefore 𝑉𝑜 (𝑡) ∈ ℒ∞ . From (6.6) along with Assumption 3
we can see that 𝐼̂𝑜 ∈ ℒ∞ . From (6.15) along with Assumption 4 it is clear that 𝐼𝑑 (𝑡) ∈ ℒ∞ .
From (6.4) and (6.5) we can see that 𝐼̂𝐿 (𝑡), 𝐼𝐿 (t) ∈ ℒ∞ . From (6.20) it is clear that 𝐼̂𝑜̇ (𝑡) ∈
ℒ∞ . Now from (6.16) and (6.17) we can see that all the signals contributed in the definition
of 𝐷(𝑡) are bounded, therefore 𝐷(𝑡) ∈ ℒ∞ . From (6.9), (6.18) and (6.19) along with the
previously stated bounding statements it is clear that 𝐼̃𝐿̇ (t), 𝑒̇ (𝑡), 𝜂̂̇ (t) ∈ ℒ∞ , respectively.
Hence it is clear that all signals in the closed loop are bounded. Since 𝑒(𝑡), 𝜂̂ (𝑡), 𝐼̃𝐿 (t) ∈
ℒ∞ ∩ ℒ2 and 𝑒̇ (𝑡), 𝜂̂̇ (𝑡), 𝐼̃𝐿̇ (𝑡) ∈ ℒ∞ , Barbalat’s Lemma [49] can be utilized to prove that
𝑒(𝑡), 𝜂̂ (𝑡), 𝐼̃𝐿 (t) → 0 𝑎𝑠 𝑡 → ∞. Thus completing the proof of the theorem.

6.3 Simulation Result
To validate the effectiveness of the proposed observers and control design a numerical
simulation was performed. The PLECS toolbox is used with Matlab/Simulink to model the
instantaneous circuit dynamics of the inverter and the control schemes. The parameters
used for the inverter circuit and the control scheme are summarized in Table 6.1.
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Table 6.1 System Parameters
System Parameters

Value

System Parameters

Value

Output AC voltage

120 Vrms

Load1active pawer, 𝑃1

2 kW

AC voltage frequency, 𝑓

60 Hz

Load1 reactive pawer, 𝑄1

1 kVar

Supply DC voltage, 𝑉𝑖𝑛

360 V

Load2 active pawer, 𝑃2

1 kW

Filter inductance, 𝐿

10 mH

Load2 crest factor

2.5

Inductor Resistance, 𝑅

0.1 Ω

Backstepping gain, 𝐾1

10

Filter capacitance, 𝐶

50 µF

Backstepping gain, 𝐾2

50

Switching Frequency, 𝑓𝑠𝑤

10 KHz

Load-current observer
gain, 𝐾3

0.5

In the first study, the transient and steady state performance of the proposed control
schemes under linear resistive-inductive load, Load1, is investigated. Fig. 6.2 shows the
output voltage and the output current of the inverter. Tracking errors, 𝑒(𝑡) and 𝜂̂ (𝑡), are
depicted in Fig. 6.3. As can be seen in these figures excellent reference tracking is achieved
with steady-state peak error less than 0.1%.

Fig. 6.2 Transient and steady-state results under linear load, Load1.
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Fig. 6.3 Transient and steady-state errors under under linear load, Load1.

A second study evaluates the transient and steady state performance of the proposed
control scheme under a worst case operation scenario where a highly distorting load is
used. The nonlinear load, Load2, is a rectifier with output capacitor and a resistive load.
The results under nonlinear rectifier load are illustrated in Fig. 6.4 and 6.5. Despite highly
distorted load current, output voltage regulation is achieved with steady-state peak error
less than 3%. The total harmonic distortion of the output voltage for both linear and
nonlinear loads is less than 0.8 % which fulfills total voltage distortion limits of IEEE 519
(THD < 5%) and EN 50160 (THD < 8 %) for US and European power systems,
respectively.

95

Fig. 6.4 Transient and steady-state results under nonlinear load, Load2.

Fig. 6.5 Transient and steady-state errors under nonlinear load, Load2.

In a final study, the transient response for a load step change from no load to the
nominal, 2 [kW], resistive load is considered. Due to the excellent transient performance
of the proposed control scheme, as can be seen in Fig. 6.6 and 6.7, the output voltage
recovers in less than 4 [ms] with very little variations in the output voltage compared to the
reference during the transition.
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Fig. 6.6 Transient results in response to no load to nominal resitive load step change.

Fig. 6.7 Transient errors in response to no load to nominal resistive load step change.

6.4 Summary
A backstepping control scheme combined with an inductor current observer and a
load-current observer were developed for an H-Bridge inverter with output 𝐿𝐶 filter
sourcing linear and nonlinear loads. The proposed inductor current and load current
observers eliminate the need for expensive and problematic current sensors. The system
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performance was evaluated in terms of tracking performance, stability, system dynamics,
and THD and validated via simulation. Using a simple 𝐿𝐶 output filter the output voltage
THD was limited within 0.8% which fulfills IEEE 519 and EN 50160 for US and European
power systems, respectively.
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CHAPTER 7
FILTER-BASED CONTROL OF POWER ELECTRONICS
INTERFACES
In this chapter, a filter-based control scheme is developed for buck-type converters.
This approach relies only on a single output voltage measurement to reduce the system cost
as well as measurement noise and disturbance injected by output current and/or inductor
current measurements [67]. Although a single output voltage measurement is sufficient for
the control of the power converter, to the best knowledge of the authors, the majority of
the existing control approaches also require an inductor current measurement. Using two
measurements gives these controllers improved system stability and dynamic performance
through both output voltage and inductor current regulation. For example, a simple
multiloop control technique utilizes two traditional Proportional, Integral, and Derivative
(PID) controllers to regulate both output voltage and inductor current in the voltage and
current control loops, respectively. In the majority of the control schemes presented for the
control of power converters, at least two sensors are used to measure the output voltage
and the inductor current. In practice this inductor current measurement has a significant
amount of ripple and measurement noise resulting from the switching scheme. This noise
and ripple are then propagated into the control algorithm adding noise and disturbance to
the system. In this chapter a filter-based controller with only single output voltage
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measurement is presented to eliminate the need for costly current sensors to measure the
inductor and/or output currents. The elimination of the sensor along with the removal of
current ripple and noise from the control algorithm provides an advantage over previous
methods. The high frequency noise resulting from PWM switching is inherently filtered
out of the output voltage measurement by the 𝐿𝐶 filter of the converter. Also, our model
compensates for an unknown disturbance in the model. Various system uncertainty
including dead-time in modulation scheme, voltage drop across switching devices and
input voltage deviations are compensated with this unknown disturbance observer.

A

Lyapunov stability analysis proves that the sinusoidal voltage tracking objective is
achieved by the controller with all signals remaining bounded. Experimental results further
validate this approach.

7.1 System Model
Fig. 7.1 demonstrate a general class of PWM converters consisting of a PWM
switching circuit followed by an output LC filter. This class of PWM covertures includes
a wide variety of both dc-dc and dc-ac converters such as buck, forward, push-pull, full
and half-bridge converters and inverters with output LC filter. All the converters/ inverters
in this class can be considered as derivatives of the basic buck converter. Because of the
same dynamic model for all the converter/inverter in this class, any controller developed
for each is applicable for others as well. Applying the state averaging method, and PWM
switching scheme the average model for a buck-type converter can be written as follows
[47]:

𝐿𝐼𝐿̇ = 𝑉𝑖𝑛 (𝐷 + 𝑑𝑜 ) − 𝑅𝐼𝐿 − 𝑉𝑜

100

(7.3)

𝐶𝑉𝑜̇ = 𝐼𝐿 − 𝐼𝑜

(7.2)

Fig. 7.1 Buck-type converter.

where 𝐿, 𝐶, 𝑅 are the inductance, capacitance and series resistance of the inductance,
respectively. 𝑉𝑖𝑛 is the input supply voltage, 𝐷(𝑡) is the PWM duty ratio, 𝑑𝑜 is a semiconstant unknown disturbance and 𝐼𝐿 (𝑡) is the inductor current. 𝑉𝑜 (𝑡), and 𝐼𝑜 (𝑡) are the
output voltage and output current, respectively. In this model, the load can be a passive
load or a court source load. The objective of the control scheme is to design 𝐷(𝑡) such that
𝑉𝑜 (𝑡) → 𝑉𝑑 (𝑡) as 𝑡 → ∞, where 𝑉𝑑 (𝑡) is the desired output voltage trajectory. Taking
derivative of (7.2) and substituting for 𝐼𝐿̇ (𝑡) from (7.1) the following second order equation
is obtained to represent the system dynamics of the buck converter.

𝑚𝑉𝑜̈ + 𝑎𝑉𝑜̇ + 𝑉𝑜 = 𝑉𝑖𝑛 𝐷 + 𝑢𝑜
𝑢𝑜 ≜ 𝑉𝑖𝑛 𝑑𝑜 − 𝑅𝐼𝑜 − 𝐿𝐼𝑜̇ .
Where 𝑚 ≜ 𝐿𝐶, 𝑎 ≜ 𝑅𝐶, and the lumped disturbance 𝑢𝑜 is defined as in (7.4).

7.2 Filter-Based Control Development
To facilitate the control development, the following assumptions are made.
Assumption 1: 𝐿, 𝐶, 𝑅, 𝑉𝑖𝑛 are known, constant system parameters.
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(7.3)
(7.4)

Assumption 2: The output voltage 𝑉𝑜 (𝑡) is measurable.
Assumption 3: The load current and its first derivative and disturbance are bounded,
𝐼𝑜 , 𝐼𝑜̇ (𝑡), 𝑑𝑜 𝜖ℒ∞ , and are slowly time varying in the sense that 𝑢̇ 0 (𝑡) ≈ 0.
Assumption 4: The desired voltage trajectory and its first and second time derivatives
are bounded, i.e. 𝑉𝑑 (𝑡), 𝑉̇𝑑 (𝑡), 𝑉̈𝑑 (𝑡) ∈ ℒ∞ .
To facilitate the controller development and characterize its performance, the
tracking error signal 𝑒(t) and filtered error signals, r𝑓 (𝑡), 𝑒𝑓 (𝑡) are defined as follows:

𝑒 ≜ 𝑉𝑑 − 𝑉𝑜
𝑝̇ ≜ −𝐾1 𝑟𝑓 + (𝐾2 + 𝛼)(𝛼𝑒 − 𝑟𝑓 ) − 𝑒 − 𝑒𝑓
𝑟𝑓 ≜ 𝑝 + (𝐾2 + 𝛼)𝑒

(7.5)
(7.6)
(7.7)

where 𝐾1 , 𝐾2 , 𝛼 are positive gains, 𝑝(𝑡) is an auxiliary variable defined for filter
implementation and 𝑒𝑓 (𝑡) is defined with the following differential equation.

𝑒𝑓̇ ≜ 𝑟𝑓 − 𝛼𝑒𝑓

(7.8)

To further the control development the following error signal is also defined:

𝜂 ≜ 𝑒̇ + 𝛼𝑒 − 𝑟𝑓

(7.9)

Taking derivative of (7.7) and using (7.6) and (7.9) results in:

𝑟𝑓̇ = −𝐾1 𝑟𝑓 + (𝐾2 + 𝛼)𝜂 − 𝑒 − 𝑒𝑓

(7.10)

Taking derivative of (7.9) and utilizing (7.9), (7.10) and the second derivative of (7.5) after
some mathematical simplifications results in:
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𝜂̇ = 𝑉̈𝑑 − 𝑉𝑜̈ + (𝐾1 + 𝛼)𝑟𝑓 − 𝐾2 𝜂 − 𝛼 2 𝑒 + 𝑒 + 𝑒𝑓 .

(7.11)

Multiplying both sides of (7.11) by 𝑚 and substituting for 𝑚𝑉𝑜̈ from (7.3), we get (7.12)
after utilizing (7.5) and (7.9):
𝑚𝜂̇ = 𝑚𝑉̈𝑑 + 𝑚(𝐾1 + 𝛼)𝑟𝑓 − 𝑚𝐾2 𝜂 − 𝑚𝛼 2 𝑒 + 𝑚(𝑒 + 𝑒𝑓 ) + 𝑎𝑉̇𝑑
(7.12)
+ 𝑎𝛼𝑒
−𝑎𝑟𝑓 − 𝑎𝜂 + 𝑉𝑜 − 𝑉𝑖𝑛 𝐷 − 𝑢𝑜
From (7.12) and motivated by the subsequent stability analysis the duty ratio control signal
is defined as:
1
[𝑚𝑉̈ 𝑑 + 𝑚(𝐾1 + 𝛼)𝑟𝑓 − 𝑚𝛼2𝑒 + 𝑚(𝑒 + 𝑒𝑓) + 𝑎𝑉̇ 𝑑 + 𝑎𝛼𝑒
𝑉𝑖𝑛
−𝑎𝑟𝑓 + 𝑉𝑑 + (𝐾2 + 𝛼)𝑟𝑓 − 𝑢̂0 ]
where 𝑢̂0 is the estimated disturbance with the following estimation error:
𝐷

≜

𝑢̃0 ≜ 𝑢𝑜 − 𝑢̂0 .

(7.13)

(7.14)

Finally, the closed loop error system is obtained by substituting (7.13) in (7.12) as follows.

𝑚𝜂̇ = −𝑚𝐾2 𝜂 − 𝑎𝜂 − 𝑒 − (𝐾2 + 𝛼)𝑟𝑓 − 𝑢̃0

(7.15)

From Assumption 3 and (7.14) we have:

𝑢̂̇0 ≈ −𝑢̃̇0 .

(7.16)

Motivated by the subsequent stability analysis the update law for 𝑢̂0 is defined as:

𝑢̂̇0 ≜ −𝐾3 𝜂

(7.17)

where 𝐾3 is a positive constant gain. As can be inferred from (7.9), 𝜂(𝑡) is not a measurable
signal. By taking the integral of (7.17) and substituting for 𝜂(𝑡) from (7.9) the update law
for 𝑢̂0 (𝑡) becomes realizable as:
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𝑡

𝑢̂0 (𝑡) = −𝐾3 [∫0 (𝛼𝑒(𝜏) − 𝑟𝑓 (𝜏)) 𝑑𝜏 + 𝑒(𝑡) − 𝑒(0)].

(7.18)

7.2.1 Stability Analysis
Theorem 1: Using the closed loop error system equation found in (7.15) the error
signals defined in (7.5), (7.7), (7.8) and (7.9) are regulated as follows:
𝑒(𝑡), 𝑒𝑓 (𝑡), 𝑟𝑓 (𝑡), 𝜂(𝑡) → 0 as 𝑡 → ∞.
Proof: A non-negative Lyapunov function 𝑆(𝑡) ∈ ℝ is defined in (7.19).
(7.19)
1
1
1
1
1 2
𝑆 ≜ 𝑒 2 + 𝑒𝑓2 + 𝑟𝑓2 + 𝑚𝜂2 +
𝑢̃0
2
2
2
2
2𝐾3
Taking the derivative of (7.19) with respect to time and substituting 𝑒𝑓̇ (𝑡), 𝑒̇ (𝑡), 𝑟𝑓̇ (t)
and 𝑚𝜂̇ (𝑡) from (7.8), (7.9), (7.10) and (7.15), respectively, after some mathematical
simplifications the expression in (7.20) is obtained where (7.16) and (7.17) are also utilized.

𝑆̇ = −𝛼𝑒 2 − 𝛼𝑒𝑓2 − 𝐾1 𝑟𝑓2 − 𝐾2 𝑚𝜂2 − 𝑎𝜂2

(7.20)

From (7.19) and (7.20) it is clear that 𝑒(𝑡), 𝑒𝑓 (𝑡), 𝑟𝑓 (𝑡), 𝜂(𝑡) ∈ ℒ2 ∩ ℒ∞ and 𝑢̃0 ∈ ℒ∞
. From (7.5) and the fact that 𝑉𝑑 (𝑡) ∈ ℒ∞ , therefore 𝑉𝑜 (𝑡) ∈ ℒ∞ . From (7.4) and (7.14)
along with Assumption 3 it is clear that 𝑢̂0 ∈ ℒ∞ . Now From (7.13) along with
𝑉̈𝑑 (𝑡), 𝑉̇𝑑 (𝑡), 𝑉𝑑 (𝑡) ∈ ℒ∞ , we can see that all the signals contributed in the definition of
𝐷(𝑡) are bounded, therefore 𝐷(𝑡) ∈ ℒ∞ .

From (7.8)-(7.10) along with the previously

stated bounding statements it is clear that 𝑒̇ (𝑡), 𝑒𝑓̇ (𝑡), 𝑟𝑓̇ (t) ∈ ℒ∞ . With 𝑒̇ (𝑡) ∈ ℒ∞ , (7.5)
can be used to deduce 𝑉𝑜̇ (𝑡) ∈ ℒ∞ . From (7.3) it can be inferred that 𝑉𝑜̈ (𝑡) ∈ ℒ∞ . Hence it
is clear that all signals in the closed loop are bounded. From (7.11) it is clear that 𝜂̇ (t) ∈
ℒ∞ . Since 𝑒(𝑡), 𝑒𝑓 (𝑡), 𝑟𝑓 (𝑡), 𝜂(𝑡) ∈ ℒ∞ ∩ ℒ2 and 𝑒̇ (𝑡), 𝑒𝑓̇ (𝑡), 𝑟𝑓̇ (t), 𝜂̇ (t) ∈ ℒ∞ , Barbalat’s
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Lemma [49] can be utilized to prove that 𝑒(𝑡), 𝑒𝑓 (𝑡), 𝑟𝑓 (𝑡), 𝜂(𝑡) → 0 𝑎𝑠 𝑡 → ∞. Thus
completing the proof of the theorem.

7.3 Experimental Results
7.3.1 Buck Converter
To verify the performance of the proposed controller and observers in real-time
application, a prototype of closed loop buck dc-dc converter is used as shown in Fig. 7.2.
The NI CompactRIO and the commercial software LabVIEW are used for implementation
of the controller algorithm. The control algorithm is first developed using LabVIEW
software on the personal computer and then downloaded to the onboard FPGA of the
CompactRIO. The real-time experimental results were sent back to the personal computer
through real time controller of CompactRIO for monitoring and data logging. Table 7.1
summarizes the system parameters used for experimental test.

Fig. 7.2 Experimental setup of the buck converter.
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Table 7.1 Buck Converter System Parameters
Parameter

Value

Units

L

104

µH

C

680

µF

R

0.1

Ω

𝑉𝑖𝑛

40

V

Load Resistance (𝑅𝑙𝑜𝑎𝑑 )

5

Ω

𝐾1

7

-

𝐾2

1

-

𝐾3

10

-

𝛼

3

-

Switching Frequency (𝑓𝑠𝑤 )

10

KHz

Fig. 7.3 shows the tracking performance of the converter. This figure demonstrates
both steady-state and transient response of the system in response to a step change in
desired output voltage. Error signal, (𝑡), and duty cycle, D(t), are seen in Fig. 7.4 and 7.5
respectively. From this figures, it is clear that the converter and its developed controller
work well within the desired parameters in closed loop control, achieving an excellent
voltage regulation. Fig.6 shows the estimated system disturbance.

Fig. 7.3 Output voltage, 𝑽𝒐 (𝒕) , and the desired voltage, 𝑽𝒅 (𝒕), of the buck converter.

106

Fig. 7.4 Voltage tracking error, (𝑡) of the buck converter.

Fig. 7.5 The duty ratio control signal, D(𝑡) of the buck converter.

̂ 𝟎 (𝒕) of the buck converter.
Fig. 7.6 The estimated system disturbance, 𝒖

107

7.3.2 H-Bridge-Inverter
The test rig used for investigating the performance of the proposed controller and
observers is shown in Fig. 7.7 for an H-bridge inverter. Again, in this setup the NI
CompactRIO and the commercial software LabVIEW are used for implementation of the
controller algorithm. The control algorithm requires only one voltage sensor to measure
the output voltage, 𝑉𝑜 (𝑡). For the purposes of data logging and visualization a current
sensor is also utilized for the output current measurement. Table 7.2 summarizes the system
parameters used for experimental test. The steady state performance of the proposed
control scheme under linear resistive-inductive load is shown in Fig.7. This figure shows
the desired, 𝑉𝑑 (𝑡), and actual output voltage, tracking error, 𝑒(𝑡), and the output current as
well as the control signal, 𝐷(𝑡), for the H-Bridge inverter. As can be seen in this figures,
the excellent reference tracking with the steady-state peak error less than 0.7% is achieved
for the proposed control scheme.

Fig. 7.7 Experimental setup of the H-Bridge inverter.
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Table 7.2 System Parameters

Controller Gain

Nonlinear .ResistorInductor
Load
Load

Inverter

Parameter

Value

Units

L

10

mH

C

100

µF

R

0.1

Ω

𝑉𝑜 (peak-to-peak)

200

V

𝑉𝑖𝑛

350

V

𝑓

60

Hz

Switching Frequency (𝑓𝑠𝑤 )

5

KHz

𝐿𝑙𝑜𝑎𝑑1

32

mH

𝑅𝑙𝑜𝑎𝑑1

37.5

Ω

𝐶𝑙𝑜𝑎𝑑2

220

µF

𝑅𝑙𝑜𝑎𝑑2

250

Ω

𝐾1

20

-

𝐾2

4

-

𝐾3

1

-

𝛼

2.5

-

Fig. 7.7 Steady-state results under RL load for the H-bridge inverter.
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In Fig. 7.9, the performance of the proposed control scheme is evaluated under a worstcase operation scenario where a highly distorting load is used consisting of a full wave
rectifier bridge feeding a 250 [Ω] resistor in parallel with a 220 [µF] capacitor. Despite
highly distorted load current, the output voltage regulation with the steady-state peak error
less than 1% is achieved for the H-bridge inverter.
The transient response to a -50% step change in amplitude of reference voltage, 𝑉𝑑 (𝑡),
under nominal 37.5 [Ω] resistive load is demonstrated in Fig. 7.10. As it can be seen in this
figure, to represent the worst case operation, the reference command is changed when the
output voltage is at its peak value. Due to the excellent transient performance of the
proposed control scheme, the output voltage recovers in less than half of a cycle.

Fig. 7.7 Steady-state results under highly distorting nonlinear load for the H-bridge inverter.
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Fig. 7.7 Transient results in response to -50% step change in amplitude of the reference voltage
under resistive load for the H-bridge onverter.

7.4 Summary
In this chapter a filter-based control scheme relying on only a single output voltage
measurement is proposed to regulate the output voltage of a buck-type converter. The
performance of the control scheme is confirmed through experimental results in terms of
steady-state tracking error, stability as well as transient response. In addition to the lower
cost resulting from removing current measurement sensors, the effectiveness of this
scheme is demonstrated in terms of excellent voltage tracking, good transient response and
insensitivity to the load variation.
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CHAPTER 8
FILTER-BASED CONTROLLER WITH UNKNOWN
SYSTEM PARAMETERS
This chapter presents a filter-based control scheme for an H-Bridge inverter with
output LC filter [68]. This approach relies only on a single output voltage measurement to
reduce the system cost as well as measurement noise and disturbance injected by output
current and/or inductor current measurements. To reduce the controller sensitivity to the
system parameters, the proposed controller is developed for unknown system parameters.
As it was mentioned in the Introduction section, due to the same system dynamics, this
controller scheme is applicable for any converter/inverter in the class of buck-type
converters.
In the majority of the control schemes presented for the control of VSI with output 𝐿𝐶
filter, at least two sensors are used to measure the output voltage and the inductor current.
In practice this inductor current measurement has a significant amount of ripple and
measurement noise resulting from the switching scheme. This noise and ripple are then
propagated into the control algorithm adding noise and disturbance to the system. Some
control schemes use capacitor current measurement instead of the inductor current
measurement [14], [39], [40], [41] where the same problem remains. Also some works use
an output current sensor in addition to the other two sensors [14], [26], [57], [39] to reduce
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the effect of the high frequency noise and ripple resulting from switching, utilization of a
low-pass filter (LPF) is suggested. Addition of LPF introduces phase delays, which can
have an adverse effect on the control schemes, which can limit any performance
improvement.
In [69] and [70] a filter-based discontinuous tracking controller for a general class of
nonlinear, multi-input/multi-output (MIMO) mechanical systems with no disturbances is
presented. In the present work a modified filter-based control scheme is proposed which
utilizes the known system structure of a second order linear system and compensates for
unknown disturbances. This scheme removes the need for parameter knowledge by
utilizing a robust algorithm comprising a nonlinear sliding term which compensates for
parameter uncertainties.
In this chapter a filter-based controller with only single output voltage measurement
is presented to eliminate the need for costly current sensors to measure the inductor and/or
output currents. The elimination of the sensor along with the removal of current ripple and
noise from the control algorithm provides an advantage over previous methods. The high
frequency noise resulting from PWM switching is inherently filtered out of the output
voltage measurement by the 𝐿𝐶 filter of the inverter. Also, to reduce the control sensitivity
to the system parameters and compensate for parameter variation, the control scheme is
developed for unknown system parameters. A Lyapunov stability analysis proves that the
sinusoidal voltage tracking objective is achieved by the controller with all signals
remaining bounded. Experimental results further validate this approach.
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8.1 System Model
An H-Bridge inverter with an output LC filter as seen in Fig. 8.1 is used for DC to AC
power conversion. Applying the state averaging method and unipolar PWM switching
scheme, the average model for an H-Bridge inverter can be written as follows [47]:

𝐿𝐼𝐿̇ = 𝑉𝑖𝑛 (𝐷 + 𝑑𝑜 ) − 𝑅𝐼𝐿 − 𝑉𝑜
𝐶𝑉𝑜̇ = 𝐼𝐿 − 𝐼𝑜

(8.1)
(8.2)

where 𝐿, 𝐶, 𝑅 are the inductance, capacitance and series resistance of the inductance,
respectively. 𝑉𝑖𝑛 is the input supply voltage, 𝐷(𝑡) is the PWM duty ratio, 𝑑𝑜 is a constant
unknown disturbance and 𝐼𝐿 (𝑡) is the inductor current. 𝑉𝑜 (𝑡), and 𝐼𝑜 (𝑡) are the output
voltage and output current, respectively. The objective of the control scheme is to design
𝐷(𝑡) such that 𝑉𝑜 (𝑡) → 𝑉𝑑 (𝑡) as 𝑡 → ∞, where 𝑉𝑑 (𝑡) is the desired sinusoidal output
voltage trajectory defined by amplitude, frequency and phase. Taking derivative of (8.2)
and substituting for 𝐼𝐿̇ (𝑡) from (8.1) the following second order equation is obtained to
represent the system dynamics of the inverter.

Fig8.1 H-Bridge inverter with output LC filter.

𝑚𝑉𝑜̈ + 𝑎𝑉𝑜̇ + 𝑉𝑜 = 𝑉𝑖𝑛 𝐷 + 𝑢𝑜
Where 𝑚 ≜ 𝐿𝐶, 𝑎 ≜ 𝑅𝐶, and the lumped disturbance 𝑢𝑜 is defined as follows:
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(8.3)

𝑢𝑜 ≜ 𝑉𝑖𝑛 𝑑𝑜 − 𝑅𝐼𝑜 − 𝐿𝐼𝑜̇ .

(8.4)

8.2 Filter-Based Control for Unknown System Parameters
For the control development, a general case in which the inverter parameters including
𝐿, 𝐶, 𝑅 are unknown is considered. This is a practical approach as parameter values change
over the life of operation. Also parameter tolerance can be a performance issue. To
facilitate the control development, the following set of assumptions are made.
Assumption 1: 𝐿, 𝐶, 𝑅, are unknown and time varying, but limited in a specific range such
that:

𝑚 < 𝑚(𝑡) < 𝑚

(8.5)
(8.6)

𝑎 < 𝑎(𝑡) < 𝑎
Assumption 2: The rate of change of 𝑚 with time is limited such that:

𝑚̇(𝑡) < 𝑀.

(8.7)

Assumption 3: The output voltage 𝑉𝑜 (𝑡) is measurable.
Assumption 4: The input voltage 𝑉𝑖𝑛 is known and constant.
Assumption 5: The load current and disturbance have the following properties:
𝐼𝑜 , 𝐼𝑜̇ (𝑡), 𝑑𝑜 𝜖ℒ∞ .
⃛𝑑 (t) ∈ ℒ∞ .
Assumption 6: 𝑉𝑑 (𝑡), 𝑉̇𝑑 (𝑡), 𝑉̈𝑑 (𝑡), 𝑉
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To facilitate the controller development and characterize its performance, the tracking
error signal 𝑒(t) and filtered error signals, 𝑟𝑓 (𝑡), 𝑒𝑓 (𝑡) are defined as follows:

𝑒 ≜ 𝑉𝑑 − 𝑉𝑜
𝑝̇ ≜ −𝐾1 𝑟𝑓 + (𝐾2 + 𝛼)(𝛼𝑒 − 𝑟𝑓 ) − 𝑒 − 𝑒𝑓
𝑟𝑓 ≜ 𝑝 + (𝐾2 + 𝛼)𝑒

(8.8)
(8.9)
(8.10)

where 𝐾1 , 𝐾2 , 𝛼 are positive gains, 𝑝(𝑡) is an auxiliary variable defined for filter
implementation and 𝑒𝑓 (𝑡) is defined with the following differential equation.

𝑒𝑓̇ ≜ 𝑟𝑓 − 𝛼𝑒𝑓

(8.11)

To further the control development the following error signal is also defined:

𝜂 ≜ 𝑒̇ + 𝛼𝑒 − 𝑟𝑓

(8.12)

Taking derivative of (8.10) and using (8.9) and (8.12) results in:

𝑟𝑓̇ = −𝐾1 𝑟𝑓 + (𝐾2 + 𝛼)𝜂 − 𝑒 − 𝑒𝑓

(8.13)

Taking derivative of (8.12) and utilizing (8.12), (8.13) and the second derivative of (8.8)
after some mathematical simplifications results in:

𝜂̇ = 𝑉̈𝑑 − 𝑉𝑜̈ + (𝐾1 + 𝛼)𝑟𝑓 − 𝐾2 𝜂 − 𝛼 2 𝑒 + 𝑒 + 𝑒𝑓 .

(8.14)

Multiplying both sides of (8.14) by 𝑚 and substituting for 𝑚𝑉𝑜̈ from (8.3), we get (8.15)
after utilizing (8.8) and (8.12):

𝑚𝜂̇ = 𝑚𝑉̈𝑑 + 𝑚(𝐾1 + 𝛼)𝑟𝑓 − 𝑚𝐾2 𝜂 − 𝑚𝛼 2 𝑒 + 𝑚(𝑒 + 𝑒𝑓 ) + 𝑎𝑉̇𝑑 + 𝑎𝛼𝑒
− 𝑎𝑟𝑓 − 𝑎𝜂 + 𝑉𝑜 − 𝑉𝑖𝑛 𝐷 − 𝑢𝑜
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(8.15)

From (8.15) and motivated by the subsequent stability analysis the duty ratio control signal
is defined as:
(8.16)
1
[𝑉𝑑 + (𝐾2 + 𝛼)𝑟𝑓 − 𝑢̂0 + 𝐾3 𝑠𝑔𝑛(𝑒 − 𝑒𝑓 )]
𝑉𝑖𝑛
where 𝐾3 is a positive constant gain, 𝑠𝑔𝑛(. ) is the standard signum function and 𝑢̂0 is the
𝐷≜

estimated disturbance with the following estimation error:

𝑢̃0 ≜ 𝑢𝑜 − 𝑢̂0 .

(8.17)

Finally, the closed loop error system is obtained by substituting (8.16) in (8.15) as follows.
1
̃ − 𝑚𝐾2 𝜂 − 𝑎𝜂 − 𝑚̇𝜂 − 𝑢̃0 − 𝑒 − (𝐾2 + 𝛼)𝑟𝑓
𝑚𝜂̇ = 𝑁𝑑 + 𝑁
2
− 𝐾3 𝑠𝑔𝑛(𝑒 − 𝑒𝑓 )
̃ defined as:
with 𝑁𝑑 ≜ 𝑚𝑉̈𝑑 + 𝑎𝑉̇𝑑 and 𝑁

(8.18)

1
̃ = 𝑚(𝐾1 + 𝛼)𝑟𝑓 − 𝑚𝛼 2 𝑒 + 𝑚(𝑒 + 𝑒𝑓 ) + 𝑎𝛼𝑒 − 𝑎𝑟𝑓 + 𝑚̇𝜂
𝑁
2

(8.19)

where

1
2

𝑚̇𝜂 is added to and subtracted from the right hand side of (8.19) and (8.18),

respectively.
As the load is unknown and the load current is not measured we cannot directly
account for the corresponding terms in 𝑢𝑜 . However, we can make some simplifying
assumptions to develop an appropriate observer based on the control implementation. In a
PWM-VSI the switching and sampling frequency are typically orders of magnitude higher
than the fundamental frequency. Therefore, in comparison with the sampling and switching
frequencies, the output current and its derivative are changing very slowly, so that it can
be approximated as a constant [66]. Using this fact, 𝑢𝑜 can be approximated as:
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𝑢̂̇0 ≈ −𝑢̃̇0 .

(8.20)

Motivated by the subsequent stability analysis the update law for 𝑢̂0 is defined as:

𝑢̂̇0 ≜ −𝐾4 𝜂

(8.21)

where 𝐾4 is a positive constant gain. As can be inferred from (8.12), 𝜂 is not a measurable
signal. But by taking the integral of (8.21) and substituting for 𝜂 from (8.12) the update
law for 𝑢̂0 becomes realizable as:
𝑡

𝑢̂0 (𝑡) = −𝐾4 [∫ (𝛼𝑒(𝜏) − 𝑟𝑓 (𝜏)) 𝑑𝜏 + 𝑒(𝑡) − 𝑒(0)]

(8.22)

0

8.2.1 Stability Analysis
Before stating the main theorem, the following lemma is presented to be invoked later.
Lemma 1: Let the auxiliary function 𝐿(𝑡) be defined as follows:

𝐿(𝑡) ≜ 𝜂(𝑁𝑑 − 𝐾3 𝑠𝑔𝑛(𝑒 − 𝑒𝑓 ))

(8.23)

If 𝐾3 is selected to meet the following gain condition:

𝐾3 > (|𝑁𝑑 | +

1
|𝑁̇ |)
𝛼 𝑑

(8.24)

then
𝑡

∫ 𝐿(𝜏)𝑑𝜏 ≤ 𝜁

(8.25)

0

where the positive constant 𝜁 is defined as:

𝜁 ≜ |𝑒(0)𝑁𝑑 (0)| + 𝐾3 |𝑒(0)|.
Proof: See Appendix A of [70].
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(8.26)

Theorem 2: Using the closed loop error system equation found in (8.18) the error
signals defined in (8.8), (8.10), (8.11) and (8.12) are regulated as follows:
𝑒(𝑡), 𝑒𝑓 (𝑡), 𝑟𝑓 (𝑡), 𝜂(𝑡) → 0 as 𝑡 → ∞.
Proof: A non-negative Lyapunov function 𝑆(𝑡) ∈ ℝ is defined as
𝑡
(8.27)
1 2 1 2 1 2 1
1 2
𝑒 + 𝑒𝑓 + 𝑟𝑓 + 𝑚𝜂2 +
𝑢̃0 + 𝜁 − ∫ 𝐿(𝜏)𝑑𝜏
2
2
2
2
2𝐾4
0
Taking the derivative of (8.27) with respect to time and substituting 𝑒𝑓̇ (𝑡), 𝑒̇ (𝑡), 𝑟𝑓̇ (t)

𝑆≜

and 𝑚𝜂̇ (𝑡) from (8.11), (8.12), (8.13) and (8.18), respectively, after some mathematical
simplifications the expression in (8.28) is obtained where (8.20), (8.21) and (8.23) are also
utilized.
(8.28)

𝑆̇ = −𝛼𝑒 2 − 𝛼𝑒𝑓2 − 𝐾1 𝑟𝑓2 − 𝐾2 𝑚𝜂2 − 𝑎𝜂2
̃𝜂
+𝑁
̃|
To proceed we first need to find an upper bound for |𝑁
1
̃| ≤ [𝑚
|𝑁
̅ (𝐾1 + 𝛼) + 𝑎̅]|𝑟𝑓 | + 𝑚
̅ |𝑒𝑓 | + [𝑚
̅ 𝛼2 + 𝑚
̅ + 𝑎̅𝛼]|𝑒| + 𝑀|𝜂|
2
= 𝑏1 |𝑟𝑓 | + 𝑏2 |𝑒𝑓 | + 𝑏3 |𝑒|+𝑏4 |𝜂|

(8.29)

1

where 𝑏1 ≜ [𝑚
̅ (𝐾1 + 𝛼) + 𝑎̅], 𝑏2 ≜ 𝑚
̅ , 𝑏3 ≜ [𝑚
̅ 𝛼2 + 𝑚
̅ + 𝑎̅𝛼] and 𝑏4 ≜ 2 𝑀. Assuming
1

𝐾2 = 𝑚 (𝐾21 + 𝐾22 + 𝐾23 + 𝐾24 )where 𝐾21 , 𝐾22 , 𝐾23 , 𝐾24 are all positive and using
(8.29), 𝑆̇(𝑡) can be upper bounded as:
𝑆̇ ≤ −𝛼𝑒 2 − 𝛼𝑒𝑓2 − 𝐾1 𝑟𝑓2 − 𝑎𝜂2 + [𝑏1 |𝜂||𝑟𝑓 | − 𝐾21 𝜂2 ] + [𝑏2 |𝜂||𝑒𝑓 | − 𝐾22 𝜂2 ]
+[𝑏3 |𝜂||𝑒| − 𝐾23 𝜂2 ] + (𝑏4 − 𝐾24 )𝜂2 .

(8.30)

The three bracketed terms in (8.30), each represents nonlinear damping pairs that can be
upper bounded as (8.31)-(8.33) [71].
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𝑏12 𝑟𝑓 2
𝐾21
𝑏22 𝑒𝑓 2
𝑏2 |𝜂||𝑒𝑓 | − 𝐾22 𝜂2 ≤
𝐾22
𝑏1 |𝜂||𝑟𝑓 | − 𝐾21 𝜂2 ≤

(8.31)
(8.32)

(8.33)
𝑏32 𝑒 2
𝐾23
Assuming the gain conditions (8.34)-(8.37) are meet, 𝑆̇(𝑡) can be upper bounded as (8.38).
𝑏3 |𝜂||𝑒| − 𝐾23 𝜂2 ≤

(8.34)

𝐾21 >

𝑏12
𝐾1

𝐾22 >

𝑏22
𝛼

(8.35)

𝐾23 >

𝑏32
𝛼

(8.36)
(8.37)

𝐾24 > 𝑏4
𝑆̇ ≤ −𝛽1 𝑟𝑓2 − 𝛽2 𝑒𝑓2 − 𝛽3 𝑒 2 − 𝛽4 𝜂2 − 𝑎𝜂2
𝑏2

𝑏2

(8.38)

𝑏2

Where 𝛽1 ≜ 𝐾1 − 𝐾 1 , 𝛽2 ≜ 𝛼 − 𝐾 2 , 𝛽3 ≜ 𝛼 − 𝐾 3 and 𝛽4 ≜ 𝐾24 − 𝑏4 are positive
21

22

23

constants.
From (8.27) and (8.38) it is clear that 𝑒(𝑡), 𝑒𝑓 (𝑡), 𝑟𝑓 (𝑡), 𝜂(𝑡) ∈ ℒ2 ∩ ℒ∞ and 𝑢̃0 ∈ ℒ∞
. From (8.8) and the fact that 𝑉𝑑 (𝑡) ∈ ℒ∞ , therefore 𝑉𝑜 (𝑡) ∈ ℒ∞ . From (8.4) and (8.17)
along with Assumption 5 it is clear that 𝑢̂0 ∈ ℒ∞ . Now from (8.16) along with 𝑉𝑑 (𝑡) ∈ ℒ∞ ,
we can see that all the signals contributed in the definition of 𝐷(𝑡) are bounded, therefore
𝐷(𝑡) ∈ ℒ∞ . From (8.11)-(8.13) along with the previously stated bounding statements it is
clear that 𝑒̇ (𝑡), 𝑒𝑓̇ (𝑡), 𝑟𝑓̇ (t) ∈ ℒ∞ . With 𝑒̇ (𝑡) ∈ ℒ∞ , (8.8) can be used to deduce 𝑉𝑜̇ (𝑡) ∈
ℒ∞ . From (8.3) it can be inferred that 𝑉𝑜̈ (𝑡) ∈ ℒ∞ . Hence it is clear that all signals in the
closed loop are bounded. From (8.14) it is clear that 𝜂̇ (t) ∈ ℒ∞ . Since
𝑒(𝑡), 𝑒𝑓 (𝑡), 𝑟𝑓 (𝑡), 𝜂(𝑡) ∈ ℒ∞ ∩ ℒ2 and 𝑒̇ (𝑡), 𝑒𝑓̇ (𝑡), 𝑟𝑓̇ (t), 𝜂̇ (t) ∈ ℒ∞ , Barbalat’s Lemma
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[49] can be utilized to prove that 𝑒(𝑡), 𝑒𝑓 (𝑡), 𝑟𝑓 (𝑡), 𝜂(𝑡) → 0 𝑎𝑠 𝑡 → ∞. Thus
completing the proof of the theorem.

8.3 Experimental Results
The test rig used for verifying the performance of the proposed controller and
observers is shown in Fig. 7.7. The NI CompactRIO, cRIO-9022, with cRIO-9113 chassis
and the commercial software LabVIEW are used for implementation of the controller
algorithm. The control algorithm is first developed using LabVIEW software on a personal
computer and then downloaded to the onboard Virtex-5 LX50 FPGA of the cRIO-9113.
The real-time experimental results were sent back to the personal computer through real
time controller cRIO-9022 for monitoring and data logging. The dc link is fed by a single
phase voltage doubler rectifier. Fig 8.2 shows a block diagram of the experimental set up.
The control algorithm requires only one voltage sensor to measure the output voltage,
𝑉𝑜 (𝑡). For the purposes of data logging and visualization a current sensor is also utilized
for the output current measurement. Table 8.1 summarizes the system parameters used for
experimental test.

Fig. 8.2 Experimental setup block diagram.
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Table 8.1 System Parameters

Controller Gain

Nonlinear .ResistorInductor
Load
Load

Inverter

Parameter

Value

Units

L

10

mH

C

100

µF

R

0.1

Ω

𝑉𝑜 (peak-to-peak)

200

V

𝑉𝑖𝑛

350

V

𝑓

60

Hz

Switching Frequency (𝑓𝑠𝑤 )

5

KHz

𝐿𝑙𝑜𝑎𝑑1

32

mH

𝑅𝑙𝑜𝑎𝑑1

37.5

Ω

𝐶𝑙𝑜𝑎𝑑2

220

µF

𝑅𝑙𝑜𝑎𝑑2

250

Ω

𝐾1

20

-

𝐾2

0.5

-

𝐾3

100

-

𝐾4

15

-

𝛼

0.5

-

In the first study, the steady state performance of the proposed control scheme under
linear resistive-inductive load is investigated. Fig. 8.3 shows the desired, 𝑉𝑑 (𝑡), and actual
output voltage, 𝑉𝑜 (𝑡), the tracking error, 𝑒(𝑡), and the output current as well as the control
signal, 𝐷(𝑡). As can be seen in this figure, the excellent reference tracking with the steadystate peak error less than 1.45%, is achieved for the proposed control scheme.

122

Fig. 8.3 Steady-state results under RL load.

A second study evaluates the performance of the proposed control scheme under a
worst case operation scenario where a highly distorting load is used consisting of a full
wave rectifier bridge feeding a 250 [Ω] resistor in parallel with a 220 [µF] capacitor. The
results under nonlinear rectifier load are illustrated in Fig. 8.4. Despite highly distorted
load current, the output voltage regulation with the steady-state peak error less than 2.15%,
is achieved for the proposed control scheme.
A third study evaluated performance under no load operation of the inverter. Table 8.2
summarizes the results in terms of total harmonic distortion (THD) and steady-state error
between the output voltage and its reference for different test cases. As it can be seen in
this table voltage THD is limited within 0.76% which fulfills IEEE 519 and EN 50160
standards for US and European power systems, respectively.
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Fig. 8.4 Steady-state results under highly distorting nonlinear load.
Table 8.2 Performance Comparison
Load Type
No load
RL load
Highly nonlinear load

Peak Error (%)
1.44
1.45
2.15

THD (%)
0.38
0.38
0.76

In a final study, the transient response to a -50% step change in amplitude of reference
voltage, 𝑉𝑑 (𝑡), under nominal 37.5 [Ω] resistive load is considered. As it can be seen in
Fig. 8.5, to represent the worst case operation, the reference command is changed when the
output voltage is at its peak value. Due to the excellent transient performance of the
proposed control schemes, the output voltage recovers in less than half of a cycle.
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Fig. 8.5 Transient results in response to -50% step change in amplitute of the reference voltage
under resistive load.

8.4 Summary
In this chapter a filter-based control scheme relying on only a single output voltage
measurement is proposed to regulate the instantaneous voltage of single-phase inverter in
stand-alone mode. The performance of the control scheme is confirmed through
experimental results in terms of steady-state tracking error, THD, stability as well as
transient response.

In addition to the lower cost resulting from removing current

measurement sensors, the proposed control scheme has demonstrated its effectiveness in
terms of low THD, excellent voltage regulation and insensitivity to load variation, even
under a nonlinear load. The development of the control scheme for unknown system
parameters makes it more attractive for its robustness against parameter variations in
practical systems as the system parameters are subject to change during long term operation
of the system.
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CHAPTER 9
FILTER-BASED CONTROLLER WITH PARAMETERS
DISCREPANCY
This chapter presents a filter-based control scheme for an H-Bridge inverter with
output LC filter. This approach relies only on a single output voltage measurement to
reduce the system cost as well as measurement noise and disturbance injected by output
current and/or inductor current measurements. Also, the proposed control algorithm is
robust against parameter discrepancy. A Lyapunov stability analysis is utilized to
demonstrate the control object is met and that all signals in the closed loop system are
stable. Experimental results demonstrate excellent voltage tracking, insensitivity to the
load and system parameter variations, and low output voltage distortion as well as the
stability of the system under both linear and nonlinear loads. Since the proposed controller
requires only a single output voltage measurement, this scheme eliminates the need for
costly current sensors to measure the inductor and/or output currents. The elimination of
the sensor along with the removal of current ripple and noise from the control algorithm
provides an advantage over previous methods. The high frequency noise resulting from
PWM switching is inherently filtered out of the output voltage measurement by the 𝐿𝐶
filter of the inverter. Also, the proposed control algorithm is robust against parameter
discrepancy which in turn reduces the control sensitivity to the system parameters
andcompensates for parameter variation. Unlike the work presented in the previous chapter
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[72] which is developed for unknown system parameters, this work utilizes the
nominalvalues of the system parameters and compensate for parameter discrepancies
which results in a significant improvement in the system performance. A Lyapunov
stability analysis proves that the sinusoidal voltage tracking objective is achieved by the
controller with all signals remaining bounded. Experimental results further validate this
approach.

9.1 System Model
An H-Bridge inverter with an output LC filter as seen in Fig. 9.1 is used for DC to AC
power conversion. Applying the state averaging method, with PWM switching scheme, the
average model for an H-Bridge inverter can be written as follows [47]:
𝐿𝐼𝐿̇ = 𝑉𝑖𝑛 (𝐷 + 𝑑𝑜 ) − 𝑅𝐼𝐿 − 𝑉𝑜

(9.1)

𝐶𝑉𝑜̇ = 𝐼𝐿 − 𝐼𝑜

(9.2)

where 𝐿, 𝐶, 𝑅 are the inductance, capacitance and series resistance of the inductance,
respectively. 𝑉𝑖𝑛 is the input supply voltage, 𝐷(𝑡) is the PWM duty ratio, 𝑑𝑜 is a slowly
time varying unknown disturbance and 𝐼𝐿 (𝑡) is the inductor current. 𝑉𝑜 (𝑡), and 𝐼𝑜 (𝑡) are
the output voltage and output current, respectively. The objective of the control scheme is
to design 𝐷(𝑡) such that 𝑉𝑜 (𝑡) → 𝑉𝑑 (𝑡) as 𝑡 → ∞, where 𝑉𝑑 (𝑡) is the desired sinusoidal
output voltage trajectory defined by amplitude, frequency and phase. Taking the derivative
of (9.2) and substituting for 𝐼𝐿̇ (𝑡) from (9.1) the following second order equation is
obtained to represent the system dynamics of the inverter
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𝑚𝑉𝑜̈ + 𝑎𝑉𝑜̇ + 𝑉𝑜 = 𝑉𝑖𝑛 𝐷 + 𝑉𝑖𝑛 𝑑𝑜 − 𝑅𝐼𝑜 − 𝐿𝐼𝑜̇

(9.3)

where 𝑚 ≜ 𝐿𝐶 and 𝑎 ≜ 𝑅𝐶.

Fig. 9.1 H-Bridge inverter with output LC filter.

9.2 Filter-Based Control Development
In a practical system, the system parameters are subject to change during long term
operation for a control scheme in high volume production. Also, parameter tolerance can
be a performance issue. To this end, we assume that there are some uncertainties in the
values of system parameters, 𝐿, 𝐶, 𝑅, around their nominal values. This can be shown by
representing parameter 𝑚 and 𝑎 as:
𝑚 = 𝑚𝑛 + 𝛿𝑚
(9.4)
𝑎 = 𝑎𝑛 + 𝛿𝑎
where 𝑚𝑛 and 𝑎𝑛 are calculated based on nominal values of 𝐿, 𝐶, and 𝑅. 𝛿𝑚 and 𝛿𝑎 are
offsets from nominal values. To facilitate the control development, the following
assumptions are made.
Assumption 1: Change of system parameters are limited in a certain range such that:
|𝛿𝑚| < 𝑚
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(9.5)

|𝛿𝑎| < 𝑎

(9.6)

where 𝑚 and 𝑎 are upper bounds and 𝑚 < 𝑚𝑛 .
Assumption 2: The rate of change of 𝑚 with time is limited such that:
|𝑚̇(𝑡)| < 𝑀.

(9.7)

Assumption 3: The output voltage 𝑉𝑜 (𝑡) is measurable and the input voltage 𝑉𝑖𝑛 is known
and constant.
Assumption 4: The disturbance is unknown and slowly time-varying in the sense that 𝑑̇0 ≈
0.
Assumption 5: The load current and disturbance have the following properties:
𝐼𝑜 (𝑡), 𝐼𝑜̇ (𝑡), 𝑑𝑜 (𝑡)𝜖ℒ∞ .
Assumption 6: The desired voltage trajectory and its first and second time derivatives are
known and bounded, i.e. 𝑉𝑑 (𝑡), 𝑉̇𝑑 (𝑡), 𝑉̈𝑑 (𝑡) ∈ ℒ∞ .
To facilitate the controller development and characterize its performance, the tracking
error signal 𝑒(t) and filtered error signal, 𝑟𝑓 (𝑡), are defined as follows:
𝑒 ≜ 𝑉𝑑 − 𝑉𝑜

(9.8)

𝑝̇ ≜ −𝐾1 𝑟𝑓 + (𝐾2 + 𝛼)(𝛼𝑒 − 𝑟𝑓 ) − 𝑒 − 𝑒𝑓

(9.9)

𝑟𝑓 ≜ 𝑝 + (𝐾2 + 𝛼)𝑒

(9.10)

where 𝐾1 , 𝐾2 , 𝛼 are positive gains, 𝑝(𝑡) is an auxiliary variable defined for filter
implementation and 𝑒𝑓 (𝑡) is defined with the following differential equation
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𝑒𝑓̇ ≜ −𝛼𝑒𝑓 + 𝑟𝑓 .

(9.11)

To further the control development the following error signal is also defined:
𝜂 ≜ 𝑒̇ + 𝛼𝑒 − 𝑟𝑓 .

(9.12)

Taking derivative of (9.10) and using (9.9) and (9.12) results in:
𝑟𝑓̇ = −𝐾1 𝑟𝑓 + (𝐾2 + 𝛼)𝜂 − 𝑒 − 𝑒𝑓 .

(9.13)

Taking derivative of (9.12) and utilizing (9.12), (9.13) and the second derivative of (9.8)
after some mathematical simplifications results in the following error dynamic:
𝜂̇ = 𝑉̈𝑑 − 𝑉𝑜̈ + (𝐾1 + 𝛼)𝑟𝑓 − 𝐾2 𝜂 − 𝛼 2 𝑒 + 𝑒 + 𝑒𝑓 .

(9.14)

Multiplying both sides of (9.14) by 𝑚 and substituting for 𝑚𝑉𝑜̈ from (9.3), we get the open
loop error dynamic equation (9.15) where (9.8) and (9.12) have been utilized:
𝑚𝜂̇ = 𝑚𝑉̈𝑑 + 𝑚(𝐾1 + 𝛼)𝑟𝑓 − 𝑚𝐾2 𝜂 − 𝑚𝛼 2 𝑒 + 𝑚(𝑒 + 𝑒𝑓 ) + 𝑎𝑉̇𝑑 + 𝑎𝛼𝑒
− 𝑎𝑟𝑓 − 𝑎𝜂 + 𝑉𝑜 − 𝑉𝑖𝑛 𝐷 − 𝑉𝑖𝑛 𝑑𝑜 + 𝑅𝐼𝑜 + 𝐿𝐼𝑜̇ .

(9.15)

From (9.15) and motivated by the subsequent stability analysis the duty ratio control signal
is defined as:

𝐷≜

1
[𝑚 𝑉̈ + 𝑚𝑛 (𝐾1 + 𝛼)𝑟𝑓 − 𝑚𝑛 𝛼 2 𝑒 + 𝑚𝑛 (𝑒 + 𝑒𝑓 ) + 𝑎𝑛 𝑉̇𝑑 + 𝑎𝑛 𝛼𝑒
𝑉𝑖𝑛 𝑛 𝑑

(9.16)

−𝑎𝑛 𝑟𝑓 + 𝑉𝑑 + (𝐾2 + 𝛼)𝑟𝑓 − 𝑉𝑖𝑛 𝑑̂0 + 𝐾3 𝑠𝑔𝑛(𝑒 − 𝑒𝑓 )]
where 𝐾3 is a positive constant gain, 𝑠𝑔𝑛(. ) is the standard signum function and 𝑑̂0 is the
estimated disturbance with the following estimation error:
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𝑑̃0 ≜ 𝑑𝑜 − 𝑑̂0 .

(9.17)

Finally the closed loop error system is obtained by substituting (9.16) in (9.15) to yield the
following:
̃ − 𝑚𝐾2 𝜂 − 𝑎𝜂 − 𝑒 − (𝐾2 + 𝛼)𝑟𝑓 − 𝑉𝑖𝑛 𝑑̃0
𝑚𝜂̇ = 𝑁1 + 𝑁
− 𝐾3 𝑠𝑔𝑛(𝑒 − 𝑒𝑓 )

(9.18)

1
− 𝑚̇𝜂
2
̃ defined as:
With 𝑁1 and 𝑁
𝑁1 ≜ 𝛿𝑚𝑉̈𝑑 + 𝛿𝑎𝑉̇𝑑 + 𝑅𝐼𝑜 + 𝐿𝐼𝑜̇

(9.19)

1
̃ ≜ 𝛿𝑚(𝐾1 + 𝛼)𝑟𝑓 − 𝛿𝑚𝛼 2 𝑒 + 𝛿𝑚(𝑒 + 𝑒𝑓 ) + 𝛿𝑎𝛼𝑒 − 𝛿𝑎𝑟𝑓 + 𝑚̇𝜂
𝑁
2

(9.20)

1

where 2 𝑚̇𝜂 is added to and subtracted from the right hand side of (9.18).
Motivated by the subsequent stability analysis the update law for 𝑑̂0 is defined as:
𝑑̂̇0 ≜ −𝐾4 𝜂𝑉𝑖𝑛

(9.21)

where 𝐾4 is a positive constant gain. As can be inferred from (9.12), 𝜂(𝑡) is not a
measurable signal. But by substituting for 𝜂(𝑡) from (9.12) and taking the integral of (9.21)
the update law for 𝑑̂0 becomes realizable as:
𝑡

𝑑̂0 (𝑡) = −𝐾4 𝑉𝑖𝑛 [∫ (𝛼𝑒(𝜏) − 𝑟𝑓 (𝜏)) 𝑑𝜏 + 𝑒(𝑡) − 𝑒(0)]
0
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(9.22)

9.2.1 Stability Analysis
Before stating the main theorem, the following lemma is presented to be invoked later.
Lemma 1: Let the auxiliary function 𝐿(𝑡) be defined as follows:
𝐿(𝑡) ≜ 𝜂(𝑁1 − 𝐾3 𝑠𝑔𝑛(𝑒 − 𝑒𝑓 ))

(9.23)

If 𝐾3 is selected to meet the following gain condition:
𝐾3 > (|𝑁1 | +

1
|𝑁̇ |)
𝛼 1

(9.24)

then
𝑡

∫ 𝐿(𝜏)𝑑𝜏 ≤ 𝜁

(9.25)

0

where the positive constant 𝜁 is defined as:
𝜁 ≜ |𝑒(0)𝑁1 (0)| + 𝐾3 |𝑒(0)|.

(9.26)

Proof: The proof of Lemma1although essentially contained in [70], is given in Appendix
A for the sake of completeness.
Theorem 1: Using the closed loop error system equation found in (9.18) the error
signals defined in (9.8), (9.10), (9.11) and (9.12) are regulated as follows:
𝑒(𝑡), 𝑒𝑓 (𝑡), 𝑟𝑓 (𝑡), 𝜂(𝑡) → 0 as 𝑡 → ∞.
Proof: A non-negative Lyapunov function 𝑆(𝑡) ∈ ℝ is defined as
𝑡
1 2 1 2 1 2 1
1 2
2
̃
𝑆 ≜ 𝑒 + 𝑒𝑓 + 𝑟𝑓 + 𝑚𝜂 +
𝑑 + 𝜁 − ∫ 𝐿(𝜏)𝑑𝜏.
2
2
2
2
2𝐾4 0
0
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(9.27)

Taking the derivative of (9.27) with respect to time and substituting 𝑒̇𝑓 (𝑡), 𝑒̇ (𝑡), 𝑟̇𝑓 (t) and
𝑚𝜂̇ (𝑡) from (9.11), (9.12), (9.13) and (9.18), respectively, after some mathematical
simplifications the expression in (9.28) is obtained where (9.17), (9.21) and (9.23) are also
utilized.
̃𝜂
𝑆̇ = −𝛼𝑒 2 − 𝛼𝑒𝑓2 − 𝐾1 𝑟𝑓2 − 𝐾2 𝑚𝜂2 − 𝑎𝜂2 + 𝑁

(9.28)

̃|
To proceed we next need to find an upper bound for |𝑁
̃| ≤ [𝑚
|𝑁
̅ (𝐾1 + 𝛼) + 𝑎̅]|𝑟𝑓 | + 𝑚
̅ |𝑒𝑓 | + [𝑚
̅ 𝛼2 + 𝑚
̅ + 𝑎̅𝛼]|𝑒| +
1
2

(9.29)
𝑀|𝜂| = 𝑏1 |𝑟𝑓 | + 𝑏2 |𝑒𝑓 | + 𝑏3 |𝑒|+𝑏4 |𝜂|
1

where 𝑏1 ≜ [𝑚
̅ (𝐾1 + 𝛼) + 𝑎̅], 𝑏2 ≜ 𝑚
̅ , 𝑏3 ≜ [𝑚
̅ 𝛼2 + 𝑚
̅ + 𝑎̅𝛼] and 𝑏4 ≜ 2 𝑀.
Assuming

𝐾2 = 𝑚

1

̅
𝑛 −𝑚

(𝐾21 + 𝐾22 + 𝐾23 + 𝐾24 )

where

the

auxiliary

gains

𝐾21 , 𝐾22 , 𝐾23 , 𝐾24 are all positive and using (9.29), 𝑆̇(𝑡) can be upper bounded as:
𝑆̇ ≤ −𝛼𝑒 2 − 𝛼𝑒𝑓2 − 𝐾1 𝑟𝑓2 − 𝑎𝜂2 + [𝑏1 |𝜂||𝑟𝑓 | − 𝐾21 𝜂2 ] +
(9.30)
[𝑏2 |𝜂||𝑒𝑓 | − 𝐾22 𝜂2 ] + [𝑏3 |𝜂||𝑒| − 𝐾23 𝜂2 ] + (𝑏4 − 𝐾24 )𝜂2 .
The three bracketed terms in (9.30), each represent a nonlinear damping pair which can be
separately upper bounded as (9.31)-(9.33) [71].
𝑏12 𝑟𝑓 2
𝐾21

(9.31)

𝑏22 𝑒𝑓 2
𝑏2 |𝜂||𝑒𝑓 | − 𝐾22 𝜂 ≤
𝐾22

(9.32)

𝑏1 |𝜂||𝑟𝑓 | − 𝐾21 𝜂2 ≤

2
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𝑏32 𝑒 2
𝑏3 |𝜂||𝑒| − 𝐾23 𝜂 ≤
𝐾23
2

(9.33)

Assuming the gain conditions (9.34)-(9.37) are meet, 𝑆̇(𝑡) can be upper bounded as (9.38).
𝑏12
𝐾1

(9.34)

𝑏22
>
𝛼

(9.35)

𝑏32
𝛼

(9.36)

𝐾24 > 𝑏4

(9.37)

𝑆̇ ≤ −𝛽1 𝑟𝑓2 − 𝛽2 𝑒𝑓2 − 𝛽3 𝑒 2 − 𝛽4 𝜂2

(9.38)

𝐾21 >

𝐾22

𝐾23 >

𝑏2

𝑏2

𝑏2

Where 𝛽1 ≜ 𝐾1 − 𝐾 1 , 𝛽2 ≜ 𝛼 − 𝐾 2 , 𝛽3 ≜ 𝛼 − 𝐾 3 and 𝛽4 ≜ 𝐾24 − 𝑏4 + 𝑎 are positive
21

22

23

constants.
From (9.27) and (9.38) it is clear that 𝑒(𝑡), 𝑒𝑓 (𝑡), 𝑟𝑓 (𝑡), 𝜂(𝑡) ∈ ℒ2 ∩ ℒ∞ and 𝑑̃0 ∈ ℒ∞
. From (9.8) and the fact that 𝑉𝑑 (𝑡) ∈ ℒ∞ , therefore 𝑉𝑜 (𝑡) ∈ ℒ∞ . From (9.17) along with
Assumption 5 it is clear that 𝑑̂0 ∈ ℒ∞ . Now from (9.16) along with Assumption 6 we can
see that all the signals contributed in the definition of 𝐷(𝑡) are bounded, therefore 𝐷(𝑡) ∈
ℒ∞ . From (9.11)-(9.13) along with the previously stated bounding statements it is clear
that 𝑒̇ (𝑡), 𝑒𝑓̇ (𝑡), 𝑟𝑓̇ (t) ∈ ℒ∞ . With 𝑒̇ (𝑡) ∈ ℒ∞ , (9.8) can be used to deduce 𝑉𝑜̇ (𝑡) ∈ ℒ∞ .
From (9.3) it can be inferred that 𝑉𝑜̈ (𝑡) ∈ ℒ∞ . Hence it is clear that all signals in the closed
loop are bounded. From (9.14) it is clear that 𝜂̇ (t) ∈ ℒ∞ . Since 𝑒(𝑡), 𝑒𝑓 (𝑡), 𝑟𝑓 (𝑡), 𝜂(𝑡) ∈
ℒ∞ ∩ ℒ2 and 𝑒̇ (𝑡), 𝑒𝑓̇ (𝑡), 𝑟𝑓̇ (t), 𝜂̇ (t) ∈ ℒ∞ , Barbalat’s Lemma [49] can be utilized to
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prove that 𝑒(𝑡), 𝑒𝑓 (𝑡), 𝑟𝑓 (𝑡), 𝜂(𝑡) → 0 𝑎𝑠 𝑡 → ∞. Thus completing the proof of the
theorem.

9.3 Experimental Results
The test rig used for verifying the performance of the proposed controller and
observers is shown in Fig. 9.2. The NI CompactRIO 9022, with cRIO-9113 chassis and the
commercial software LabVIEW are used for implementation of the controller algorithm.
The control algorithm is first developed using LabVIEW software on a personal computer
and then downloaded to the onboard Virtex-5 LX50 FPGA of the cRIO-9113. The realtime experimental results were sent back to the personal computer through real time
controller cRIO-9022 for monitoring and data logging. The dc link is fed by a single phase
voltage doubler rectifier. The control algorithm requires only one voltage sensor to measure
the output voltage, 𝑉𝑜 (𝑡). For the purposes of data logging and visualization two current
sensors are also utilized for the output current and inductor current measurement.

Fig. 9.2 Experimental setup of the H-Bridge inverter.
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Fig. 9.3 Output feed-forward controller.

The performance of the developed controller is compared with a commonly used
output feed-forward controller depicted in Fig. 9.3. For the sake of a fair comparison, the
gains of PI block of output feed-forward controller are adjusted so that the two closed-loop
control systems have the same transient time and percent overshoot. Therefore, the
performance of the controllers can be compared in terms of steady state error. Table 9.1
summarizes the system parameters used for experimental test.
Table 9.1 System Parameters
Inverter Parameter

Value

Proposed Controller Parameters

Value

Output AC voltage

120 [Vrms]

Gain 𝐾1

20

Supply DC voltage, 𝑉𝑖𝑛

350 [V]

Gain𝐾2

4

Filter inductance, 𝐿

10 [mH]

Gain𝐾3

20

Inductor Resistance, 𝑅

0.01 [Ω]

Gain𝐾4

1

Filter capacitance, 𝐶

50 [µF]

Gainα

2.5

AC Voltage frequency

60 [Hz]

Switching Frequency

5 [kHz]

Output Feed-forward Controller Parameters

Value

Load1 Inductance

32 [mH]

𝐾𝑝

7

Load1 Resistance

37.5 [Ω]

𝐾𝑖

7

Load2 Capacitance

220 [µF]

Load2 Resistance

250 [Ω]

Load2 Crest Factor

3
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Fig. 9.4 Steady-state response of the filter-based controller under RL load.

Fig. 9.5 Steady-state response of the output feed-forward controller under RL load.

In the first study, the steady state performance of the proposed control schemes under
linear resistive-inductive load is investigated. Fig. 9.4 and 9.5, show the desired, 𝑉𝑑 (𝑡), and
actual, 𝑉𝑜 (𝑡), output voltage, tracking error, 𝑒(𝑡), and the inductor current, 𝐼𝐿 (𝑡), as well
as the control signal, 𝐷(𝑡), for the proposed control scheme and output feed-forward
controller, respectively. As can be seen in these figures, the filter-based control scheme
outperforms the output feed-forward controller in voltage tracking and an excellent
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reference tracking with the steady-state peak error less than 0.6% is achieved for the
proposed control scheme. The steady state error of the output feed-forward controller is
measured as 2%.
In a second study the transient response to a -50% step change in amplitude of
reference voltage, 𝑉𝑑 (𝑡), under nominal 37.5 [Ω] resistive load is considered. As it can be
seen in Fig. 9.6 and 9.7, to represent the worst case operation, the reference command is
changed when the output voltage is at its peak value. As it was mentioned earlier in this
section, the gain of output feed-forward controller is selected so that the two control
schemes have the same transient time and percent overshoot. This test provides a baseline
showing the transient response of both controllers have similar characteristics.

Fig. 9.6 Transient response of the filter-based controller under resistive load.
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Fig. 9.7 Transient response of the output feed-forward controller under resistive load.

A third study evaluates the performance of the proposed control scheme and the
reference output feed-forward controller under a worst case operation scenario where a
highly distorting load is used consisting of a full wave rectifier bridge feeding a 250 [Ω]
resistor in parallel with a 220 [µF] capacitor. The results under nonlinear rectifier load are
illustrated in Fig. 9.8 and 9.9. Despite the highly distorted load current, the output voltage
tracking with the steady-state peak error less than 0.76% is achieved for the filter-based
controller in comparison with that of 3% of the output feed-forward controller. These
results shows that the proposed filter-based controller improves the system performance in
terms of steady-state error at least 70% in comparison with the reference output feedforward controller for both linear and nonlinear loads.
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Fig. 9.8 Steady-state response of the filter-based controller under a highly distorting rectifier
load.

Fig. 9.9 Steady-state response of the output feed-forward controller under a highly distorting
rectifier load.

In a final study, the performance of the proposed controller is evaluated under +50%
parameter discrepancy for both inductance and capacitance values. To perform this study
the nominal value of inductance and capacitance have been considered 15 [mH] and 75
[µF], respectively, in the control law of the filter-based control scheme. Again, an excellent
reference tracking with the steady-state peak error less than 0.8% is achieved as shown in
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Fig. 9.10 and 9.11. The voltage THD is limited within 0.4% which fulfills IEEE 519 and
EN 50160 standards for US and European power systems, respectively.

Fig.9.10 Steady-state response of the filter-based controller with +50% inductance discrepancy
under RL load.

Fig. 9.11 Steady-state response of the filter-based controller with +50% capacitance
discrepancy under RL load.
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9.4 Summary
In this paper a new filter-based control scheme relying on only a single output voltage
measurement was proposed to regulate the instantaneous output voltage of a single-phase
inverter in stand-alone mode. The performance of the control scheme is confirmed through
experimental results in terms of steady-state tracking error, THD, stability and transient
response. In addition to the lower cost resulting from removing current measurement
sensors, this scheme has demonstrated its effectiveness in terms of low THD, excellent
voltage regulation and insensitivity to load and parameter variations.
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CHAPTER 10
CONCLUSION AND FUTURE WORKS

10.1 Conclusion
In this dissertation, nonlinear control techniques, such as backstepping controller and
filter-based controller, were utilized for the control of power converters in different
applications of DG systems. Key features and important results of each control technique
are being summarized in the following.

10.1.1 Backstepping Controller
The first nonlinear control scheme which was developped for the control of a PWM
power converter was based on backstepping technique. To overcome the drawbacks of the
backstepping controller such as dependency of the control law to the numerical derivative
of the noisy current measurement, a combination of the backstepping controller with other
control techniques such as output current observer, nonlinear sliding technique, periodic
learning and inductor current observer was proposed. Also, the extension of the work for a
3-phase system was developed and discussed in detail. The proposed backstepping
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controller was developed in 𝑑𝑞0-frame for the control of a 3-phase 4-wire diode clamped
inverter with output 𝐿𝐶 filter under different loads including balanced, unbalanced, linear
and nonlinear loads. Furthermore, the seamless transition of the inverter from standalone
to grid-tie was investigated while the inverter was under the control of the proposed
controller. For each developed control scheme, a Lyapunov stability analysis was presented
which proved that the voltage tracking objective was achieved by the controller with all
signals remaining bounded. Simulation results further validated the proposed approaches.
Comparing the duty ratio control command signals for the backstepping controller
combined with a load-current observer and/or a inductor current observer with those of the
backstepping controller combined with sliding technique, we realize that the former has a
less harsh control command at the cost of greater steady state errors. A periodic learning
can untangle both shortfall of the sliding technique and output current observer at the cost
of more physical memory required to store one period of the observed disturbance.

10.1.2 Filter-Based Controller
In another effort, filter-based control techniques were developed as effective control
schemes which require only single output voltage measurement in their control law. The
proposed filter-based control schemes not only eliminate the need for costly current sensors
to measure the inductor and/or output currents, but also they are robust against system
parameter discrepancy and system disturbances. Our experimental results show that the
filter-based control technique utilizing the nominal values of the system parameters and
compensate for parameter discrepancies has much better performance than the filter-based
controller developed for unknown system parameters. Also, the controller developed for
unknown system parameters requires higher gain values to be stabilized. For each
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developed control scheme, a Lyapunov stability analysis is presented which proves that the
voltage tracking objective is achieved by the controller with all signals remaining bounded.
Experimental results further validate the proposed approaches.

10.2 Future Work
Some ideas for future work are mentioned below:

10.2.1 Grid-Tie Mode
Depending on the operation of the power converters in DG systems, power converters
can be classified as grid-forming (standalone) or grid-feeding (grid-tie) converters. In the
course of the dissertation, we have investigated the control of grid-forming converters
designed to generate an output voltage with desired amplitude, phase and frequency. On
the other hand, grid-feeding converters are mainly designed to deliver a specific amount of
active and reactive power to an energized grid. Control of grid-feeding converters could be
a possible extension of this work.

10.2.2 Hierarchical Cooperative Control Scheme and Optimization
Multi-microgrid and Hybrid ac/dc microgrids have been considered for better
interconnection of different DG systems to the power grid. As it can be seen in Fig. 10.1,
this interconnection is through utilizing interlinking power converters including: dc/dc,
dc/ac, ac/ac and ac/dc converters with a proper management and control strategy. The
interlinking converters as a subcategory of grid-feeding converters are responsible for
transferring a specific amount of active power from one microgrid to the other. In the top
layer of a hierarchical control strategy we can solve a centralized optimization problem to
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balance the resource utilization among all interconnected microgrids. The output of this
optimization problem is the target active (or reactive power) of all grid-forming and
subsequently grid-feeding converters. Then in the bottom layer of the control strategy we
can apply nonlinear control techniques to meet generation or delivery of these target
powers. Applying the nonlinear control techniques developed in this dissertation for the
control of grid-forming converters and extending these control algorithms for grid-feeding
converters in a multi-microgrid network when the whole network is utilizing an
optimization problem in a higher layer could be interesting to investigate.

Fig. 10.1 Multi microgrid system.
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APPENDIX A
After substituting 𝜂 from (9.12) into (9.23) and integrating in time, we get (a.1) where (9.11) is also
utilized.
𝑡

𝑡

∫ 𝐿(𝜏)𝑑𝜏 = ∫ (𝑒̇ (𝜏) + 𝛼𝑒(𝜏) − 𝑒𝑓̇ (𝜏) − 𝛼𝑒𝑓 (𝜏)) (𝑁1 (𝜏) − 𝐾3 𝑠𝑔𝑛 (𝑒(𝜏) − 𝑒𝑓 (𝜏))) 𝑑𝜏
0

(a.1)

0

Defining new variable 𝑤(𝑡) ≜ 𝑒(𝑡) − 𝑒𝑓 (𝑡) and substituting into (a.1), simplifies (a.1) as:
𝑡

𝑡

∫ 𝐿(𝜏)𝑑𝜏 = ∫ (𝛼𝑤(𝜏) + 𝑤̇ (𝜏)) (𝑁1 (𝜏) − 𝐾3 𝑠𝑔𝑛(𝑤(𝜏))) 𝑑𝜏
0

0
𝑡

(a.2)

= ∫ 𝛼𝑤(𝜏) (𝑁1 (𝜏) − 𝐾3 𝑠𝑔𝑛(𝑤(𝜏))) 𝑑𝜏
0
𝑡

+∫0 𝑤̇ (𝜏) (𝑁1 (𝜏) − 𝐾3 𝑠𝑔𝑛(𝑤(𝜏))) 𝑑𝜏.
The last integral in (a.2) can be calculated as:
𝑡

𝑡

𝑡
𝑡
∫ 𝑤̇ (𝜏) (𝑁1 (𝜏) − 𝐾3 𝑠𝑔𝑛(𝑤(𝜏))) 𝑑𝜏 = 𝑤(𝜏)𝑁1 (𝜏) | − 𝐾3 |𝑤(𝜏)| | − ∫ 𝑤(𝜏)𝑁̇1 (𝜏) 𝑑𝜏.
0
0
0
0

(a.3)

Substituting (a.3) into (a.2) we obtain:
𝑡

𝑡
𝑡
∫ 𝐿(𝜏)𝑑𝜏 = 𝑤(𝜏)𝑁1 (𝜏) | − 𝐾3 |𝑤(𝜏)| |
0
0
0

(a.4)

𝑡

+ ∫0 𝑤(𝜏) (𝛼𝑁1 (𝜏) − 𝑁̇1 (𝜏) − 𝛼𝐾3 𝑠𝑔𝑛(𝑤(𝜏))) 𝑑𝜏.
Assuming the gain condition (9.24), the integral of 𝐿(𝑡) can be upper bounded as (a.5) with 𝑒𝑓 (0) = 0.
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𝑡

∫ 𝐿(𝜏)𝑑𝜏 ≤ |𝑤(𝑡)|(|𝑁1 (𝑡)| − 𝐾3 ) + |𝑤(0)𝑁1 (0)| + 𝐾3 |𝑤(0)|
0
𝑡
+ ∫0 |𝑤(𝜏)|(𝛼|𝑁1 (𝜏)| + |𝑁̇1 (𝜏)| − 𝛼𝐾3 ) 𝑑𝜏

≤ |𝑒(0)𝑁1 (0)| + 𝐾3 |𝑒(0)| = 𝜁
Thus completing the proof of the Lemma 1.

161

(a.5)

CURRICULUM VITAE

Mohammad Mohebbi
mohammad.mohebbi@louisville.edu

ADDRESS
207 WS Speed Hall, University of Louisville, Louisville, KY 40292
(662) 380-3795

EDUCATION
•

PhD. Electrical Engineering,
(Power Electronics and Control Systems)
The University of Louisville, Louisville, KY
GPA: 3.96.

• M.Sc. Electrical Engineering,
(Telecommunication Systems)
Iran University of Science & Technology, Tehran
GPA: 3.44.
•

2013-2017.

2002-2005.

B.Sc. Electrical Engineering,
1998-2002.
(Electronics)
Tehran Polytechnic (Amirkabir University of Technology), Tehran
GPA: 3.42.

HONORS AND AWARDS
• National Instruments (NI) Academic Research Grant Program, 2017.
• Electrical Engineering Outstanding Graduate Student Award, University of
Louisville, 2016.
• 2nd place Graduate Research Award, 102nd Kentucky Academy of Science,
2016.

162

• Martha and Frank Diebold Award to Inspire Engineering for Change,
University of Louisville, 2015.
• Student Research Competition Award, University of Louisville, 2015.
• Theobald Scholarship Award, University of Louisville, 2015.
• School of Interdisciplinary and Graduate Studies Tuition Match, University of
Louisville, 2015.
• Speed NR Waiver, University of Louisville, 2015.
• Research Tuition Award, University of Louisville, 2014.
• School of Interdisciplinary and Graduate Studies Tuition Match, University of
Louisville, 2014.
• Speed NR Waiver, University of Louisville, 2014.
• Several Conferences Travel Award.
• Ranked 3rd in B.Sc. among electrical engineering students, Amirkabir
University of Technology, 2002.

INTERESTS
•
•
•
•
•

Intelligent Control through Learning and Optimization,
Data Analysis,
Nonlinear Control Theory and Application,
Model Predictive Control,
Parameter Estimation, System Identification, System Dynamic Observation
and Fault Detection Schemes,
• Microgrid, Smart Grid, and Renewable Energy Systems,
• Computer Programming.

PATENT
M. Mohebbi, M. L. McIntyre, S. Kusumba, G. W. Hahn, Method for Operating a
Linear Compressor, U.S. Patent No. US20170122309 A1, May 4, 2017.

PUBLICATIONS
Book Chapter:
1. M. Mohebbi, N. M. Moghadam, ICI Reduction Methods in OFDM Systems,
Recent Advances in Wireless Communications and Networks, Jia-Chin Lin (Ed.),
ISBN: 978-953-307-274-6, InTech, 2011.
Peer Reviewed Journal Paper:
1. Joseph Latham, Michael McIntyre, and M. Mohebbi, Sensorless Resonancetracking and Stroke Control of a Linear Vapor Compressor via Nonlinear

163

Observers, Accepted for publication in a future issue of , IEEE Transaction on
Industrial Electronics.
2. M. Mohebbi, M. L. McIntyre, J. Latham, Impact Fault Detection for Linear Vapor
Compressor Using RISE Observer, in IEEE Transactions on Control Systems
Technology , vol. PP, no.99, pp.1-8, Apr. 2017.
3. Joseph Latham, Michael McIntyre, and M. Mohebbi, Parameter Estimation and a
Series of Nonlinear Observers for the System Dynamics of a Linear Vapor
Compressor, IEEE Transaction on Industrial Electronics, vol. 63, no. 11, pp.
6736-6744, Nov. 2016.
Under Preparation:
1. M. Mohebbi, Michael McIntyre, Joseph Latham, Sensorless Control of an HBridge Inverter with Output LC Filter, To be published, IET Power Electronics.
2. M. Mohebbi, Michael McIntyre, Joseph Latham, Sensorless Speed Control of DC
Servo Motor Using RISE Observer and Filter-Based Controller, under preparation,
IEEE Transaction on Power Systems.
Conference Paper:
1. P. R. Rivera, M. L. McIntyre, M. Mohebbi, and J. Latham, Single-Stage, SinglePhase Grid-Connected Photovoltaic System with Current Ripple Mitigation based
on Nonlinear Control, Accepted, IEEE International Conference on Energy and
Environment, CIEM 2017.
2. Pablo Rivera A., Michael McIntyre, M. Mohebbi and Joseph Latham, SingleStage Three-Phase Grid-Connected Photovoltaic System with Maximum Power
Tracking and Active and Reactive Power Control based on Nonlinear Control,
Accepted, 2017 IEEE Energy Conversion Congress and Exposition (ECCE).
3. M. Mohebbi, Joseph Latham, Michael McIntyre, Pablo Rivera, Filter-Based
Control of an H-Bridge Inverter with Output LC Filter, Proceedings of the 2017
American Control Conference, ACC, Seattle, WA, 2017, pp. 4075-4080.
4. Joseph Latham, M. Mohebbi, Michael McIntyre, Output Feedback Control of a
Single Phase Voltage Source Inverter Utilizing a Variable Structure Observer,
Proceedings of the 2017 American Control Conference, ACC, Seattle, WA, 2017,
pp. 4081-4086.
5. M. Mohebbi, M. L. McIntyre, J. Latham and P. Rivera, "A filter-based controller
for a buck converter," 2017 IEEE 18th Workshop on Control and Modeling for
Power Electronics (COMPEL), Stanford, CA, 2017, pp. 1-5.
6. P. R. Rivera, M. L. McIntyre, M. Mohebbi and J. Latham, "Nonlinear control for
single-stage single-phase grid-connected photovoltaic systems," 2017 IEEE 18th
Workshop on Control and Modeling for Power Electronics (COMPEL), Stanford,
CA, 2017, pp. 1-7.
7. M. Mohebbi, M. L. McIntyre, J. Latham and P. Rivera, Nonlinear control of
standalone inverter with unbalanced, nonlinear load, 2017 IEEE Power and
Energy Conference at Illinois (PECI), Champaign, IL, USA, 2017, pp. 1-8.

164

8. M. Mohebbi, M. L. McIntyre and J. Latham, A backstepping controller for voltage
source inverter with inductor current and output current observers, 2017 IEEE
Power and Energy Conference at Illinois (PECI), Champaign, IL, USA, 2017, pp.
1-5.
9. M. Mohebbi, M. L. McIntyre and J. Latham, A learning backstepping controller
for voltage source inverter with nonlinear loads, 2017 IEEE Power and Energy
Conference at Illinois (PECI), Champaign, IL, USA, 2017, pp. 1-5.
10. N. Moghadam, M. Mohebbi and H. Li, Opportunistic scheduling for network
coded data in wireless multicast networks, 2017 International Conference on
Computing, Networking and Communications (ICNC), Santa Clara, CA, 2017, pp.
996-1000.
11. J. Latham, M. L. McIntyre and M. Mohebbi, Nonlinear adaptive current control
for linear vapor compressors, 2016 IEEE International Conference on Automation
Science and Engineering (CASE), Fort Worth, TX, 2016, pp. 1257-1262
12. M. Mohebbi, Florian Luaire, Douglas Jackson, John Naber, Smart Brief for Home
Health Monitoring, UT- KBRIN Bioinformatics Summit 2016.
13. M. Mohebbi, Florian Luaire, Douglas Jackson, John Naber, Smart Brief
Monitoring System for Assisted Living, IEEE International Conference on
Consumer Electronics (ICCE), Las Vegas, NV, 2016, pp. 569-572.
14. M. Mohebbi, Michael McIntyre, Joseph Latham, Energy Efficient DC to AC
Power Conversion Using Advanced Controllers and Novel Voltage Trajectories,
IEEE 16th Workshop on Control and Modeling for Power Electronics (COMPEL),
Vancouver, BC, 2015, pp. 1-8.
15. M. Mohebbi, Michael McIntyre, Joseph Latham, Vehicle to Grid Utilizing a
Backstepping Controller for Bi-Directional Full Bridge Converter and Five Level
Active Neutral Point Inverter, IEEE 16th Workshop on Control and Modeling for
Power Electronics (COMPEL), Vancouver, BC, 2015, pp. 1-8.
16. Michael McIntyre, M. Mohebbi, Joseph Latham, Nonlinear Current Observer for
Backstepping Control of Buck Type Converters, IEEE 16th Workshop on Control
and Modeling for Power Electronics (COMPEL), Vancouver, BC, 2015, pp. 1-8.
17. M. Mohebbi, Michael McIntyre, Joseph Latham, A Novel Two Stage DC/AC
Power Converter Optimized for Energy Efficiency, Renewable Energy and Energy
Efficiency Workshop 2015.
18. M. Mohebbi, Michael McIntyre, Joseph Latham, Vehicle to Grid Utilizing a
Backstepping Controller for DC/DC Full Bridge Converter and Five Level Active
Neutral Point Clamped DC/AC Inverter, Renewable Energy and Energy Efficiency
Workshop 2015.
19. M. Mohebbi, Michael McIntyre, John Naber, 13.8 KV Five Level ANPC Inverter
for Wind Power, IEEE Energy Conversion Congress and Exposition (ECCE),
Pittsburgh, PA, 2014, pp. 4606-4611.
20. M. Mohebbi, N. Moghadam, H. Li, L. Cao, R. Visawanathan, Resource Allocation
Schemes for Minimum BER Transmission in OFDM Systems, 2014 Integrated
Communications, Navigation and Surveillance Conference (ICNS) Conference
Proceedings, Herndon, VA, 2014, pp. M3-1-M3-8.

165

21. M. Mohebbi, V.T. Vakili, A New Scheme for Signal Reception in Space Time
Block Coded MC-CDMA, Second IFIP International Conference on Wireless and
Optical Communications Networks, 2005. WOCN 2005, 2005, pp. 463-467.
22. M. Mohebbi, Adaptive Phase Meter, Iranian Student Conference on Electrical
Engineering ISCEE 2002, Shiraz.
ADVANCED TRAINING
• Certificate of Graduate Teaching Assistant Academy, University of Louisville,
2016-2017.
• Electric Power Distribution Systems, Electric Power Research Institute
(EPRI), 2015.
• Failure Mode and Effect Analysis (FMEA), TUV NORD Academy, 2008.
ORGANIZATIONS:
• Member of the GEARED Student Innovation Board representing the
University of Louisville
• Institute of Electrical and Electronics Engineers (IEEE)
• International Society of Automation (ISA)
• Kentucky Academy of Science (KAS)
SERVICE
•
•
•
•
•
•
•
•

Paper Reviewer, Power and Energy Conference at Illinois, PECI, 2017.
Paper Reviewer, American Control Conference, ACC, 2017.
Paper Reviewer, Springer, Energy Systems, 2015.
Held a Workshop for Automation and PLC, University of Louisville,
2015.
Statistical Analysis for Identifying Patients at High Risk for Heart Failure
Readmission, Pathology Department, University of Louisville, 2015.
Paper reviewer, Wireless Networking Symposium, Globecom, 2013.
Director of Student Science Association of Amirkabir University of
Technology, Tehran, 2001.
Coordinator of the Iranian Student Conference on Electrical Engineering,
ISCEE, Shiraz, 2002.

166

